]> git.ipfire.org Git - thirdparty/glibc.git/blob - sysdeps/x86/sys/platform/x86.h
Update copyright dates with scripts/update-copyrights
[thirdparty/glibc.git] / sysdeps / x86 / sys / platform / x86.h
1 /* Data structure for x86 CPU features.
2 This file is part of the GNU C Library.
3 Copyright (C) 2008-2021 Free Software Foundation, Inc.
4
5 The GNU C Library is free software; you can redistribute it and/or
6 modify it under the terms of the GNU Lesser General Public
7 License as published by the Free Software Foundation; either
8 version 2.1 of the License, or (at your option) any later version.
9
10 The GNU C Library is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 Lesser General Public License for more details.
14
15 You should have received a copy of the GNU Lesser General Public
16 License along with the GNU C Library; if not, see
17 <https://www.gnu.org/licenses/>. */
18
19 #ifndef _SYS_PLATFORM_X86_H
20 #define _SYS_PLATFORM_X86_H
21
22 enum
23 {
24 COMMON_CPUID_INDEX_1 = 0,
25 COMMON_CPUID_INDEX_7,
26 COMMON_CPUID_INDEX_80000001,
27 COMMON_CPUID_INDEX_D_ECX_1,
28 COMMON_CPUID_INDEX_80000007,
29 COMMON_CPUID_INDEX_80000008,
30 COMMON_CPUID_INDEX_7_ECX_1,
31 COMMON_CPUID_INDEX_19,
32 /* Keep the following line at the end. */
33 COMMON_CPUID_INDEX_MAX
34 };
35
36 struct cpuid_registers
37 {
38 unsigned int eax;
39 unsigned int ebx;
40 unsigned int ecx;
41 unsigned int edx;
42 };
43
44 struct cpuid_features
45 {
46 struct cpuid_registers cpuid;
47 struct cpuid_registers usable;
48 };
49
50 enum cpu_features_kind
51 {
52 arch_kind_unknown = 0,
53 arch_kind_intel,
54 arch_kind_amd,
55 arch_kind_zhaoxin,
56 arch_kind_other
57 };
58
59 struct cpu_features_basic
60 {
61 enum cpu_features_kind kind;
62 int max_cpuid;
63 unsigned int family;
64 unsigned int model;
65 unsigned int stepping;
66 };
67
68 struct cpu_features
69 {
70 struct cpu_features_basic basic;
71 struct cpuid_features features[COMMON_CPUID_INDEX_MAX];
72 };
73
74 /* Get a pointer to the CPU features structure. */
75 extern const struct cpu_features *__x86_get_cpu_features (unsigned int)
76 __attribute__ ((const));
77
78 #define CPU_FEATURE_CHECK_P(ptr, name, check) \
79 ((ptr->features[index_cpu_##name].check.reg_##name \
80 & bit_cpu_##name) != 0)
81 #define CPU_FEATURE_CPU_P(ptr, name) \
82 CPU_FEATURE_CHECK_P (ptr, name, cpuid)
83 #define CPU_FEATURE_USABLE_P(ptr, name) \
84 CPU_FEATURE_CHECK_P (ptr, name, usable)
85
86 /* HAS_CPU_FEATURE evaluates to true if CPU supports the feature. */
87 #define HAS_CPU_FEATURE(name) \
88 (__extension__ \
89 ({ const struct cpu_features *__ptr = \
90 __x86_get_cpu_features (COMMON_CPUID_INDEX_MAX); \
91 __ptr && CPU_FEATURE_CPU_P (__ptr, name); }))
92 /* CPU_FEATURE_USABLE evaluates to true if the feature is usable. */
93 #define CPU_FEATURE_USABLE(name) \
94 (__extension__ \
95 ({ const struct cpu_features *__ptr = \
96 __x86_get_cpu_features (COMMON_CPUID_INDEX_MAX); \
97 __ptr && CPU_FEATURE_USABLE_P (__ptr, name); }))
98
99 /* CPU features. */
100
101 /* COMMON_CPUID_INDEX_1. */
102
103 /* ECX. */
104 #define bit_cpu_SSE3 (1u << 0)
105 #define bit_cpu_PCLMULQDQ (1u << 1)
106 #define bit_cpu_DTES64 (1u << 2)
107 #define bit_cpu_MONITOR (1u << 3)
108 #define bit_cpu_DS_CPL (1u << 4)
109 #define bit_cpu_VMX (1u << 5)
110 #define bit_cpu_SMX (1u << 6)
111 #define bit_cpu_EIST (1u << 7)
112 #define bit_cpu_TM2 (1u << 8)
113 #define bit_cpu_SSSE3 (1u << 9)
114 #define bit_cpu_CNXT_ID (1u << 10)
115 #define bit_cpu_SDBG (1u << 11)
116 #define bit_cpu_FMA (1u << 12)
117 #define bit_cpu_CMPXCHG16B (1u << 13)
118 #define bit_cpu_XTPRUPDCTRL (1u << 14)
119 #define bit_cpu_PDCM (1u << 15)
120 #define bit_cpu_INDEX_1_ECX_16 (1u << 16)
121 #define bit_cpu_PCID (1u << 17)
122 #define bit_cpu_DCA (1u << 18)
123 #define bit_cpu_SSE4_1 (1u << 19)
124 #define bit_cpu_SSE4_2 (1u << 20)
125 #define bit_cpu_X2APIC (1u << 21)
126 #define bit_cpu_MOVBE (1u << 22)
127 #define bit_cpu_POPCNT (1u << 23)
128 #define bit_cpu_TSC_DEADLINE (1u << 24)
129 #define bit_cpu_AES (1u << 25)
130 #define bit_cpu_XSAVE (1u << 26)
131 #define bit_cpu_OSXSAVE (1u << 27)
132 #define bit_cpu_AVX (1u << 28)
133 #define bit_cpu_F16C (1u << 29)
134 #define bit_cpu_RDRAND (1u << 30)
135 #define bit_cpu_INDEX_1_ECX_31 (1u << 31)
136
137 /* EDX. */
138 #define bit_cpu_FPU (1u << 0)
139 #define bit_cpu_VME (1u << 1)
140 #define bit_cpu_DE (1u << 2)
141 #define bit_cpu_PSE (1u << 3)
142 #define bit_cpu_TSC (1u << 4)
143 #define bit_cpu_MSR (1u << 5)
144 #define bit_cpu_PAE (1u << 6)
145 #define bit_cpu_MCE (1u << 7)
146 #define bit_cpu_CX8 (1u << 8)
147 #define bit_cpu_APIC (1u << 9)
148 #define bit_cpu_INDEX_1_EDX_10 (1u << 10)
149 #define bit_cpu_SEP (1u << 11)
150 #define bit_cpu_MTRR (1u << 12)
151 #define bit_cpu_PGE (1u << 13)
152 #define bit_cpu_MCA (1u << 14)
153 #define bit_cpu_CMOV (1u << 15)
154 #define bit_cpu_PAT (1u << 16)
155 #define bit_cpu_PSE_36 (1u << 17)
156 #define bit_cpu_PSN (1u << 18)
157 #define bit_cpu_CLFSH (1u << 19)
158 #define bit_cpu_INDEX_1_EDX_20 (1u << 20)
159 #define bit_cpu_DS (1u << 21)
160 #define bit_cpu_ACPI (1u << 22)
161 #define bit_cpu_MMX (1u << 23)
162 #define bit_cpu_FXSR (1u << 24)
163 #define bit_cpu_SSE (1u << 25)
164 #define bit_cpu_SSE2 (1u << 26)
165 #define bit_cpu_SS (1u << 27)
166 #define bit_cpu_HTT (1u << 28)
167 #define bit_cpu_TM (1u << 29)
168 #define bit_cpu_INDEX_1_EDX_30 (1u << 30)
169 #define bit_cpu_PBE (1u << 31)
170
171 /* COMMON_CPUID_INDEX_7. */
172
173 /* EBX. */
174 #define bit_cpu_FSGSBASE (1u << 0)
175 #define bit_cpu_TSC_ADJUST (1u << 1)
176 #define bit_cpu_SGX (1u << 2)
177 #define bit_cpu_BMI1 (1u << 3)
178 #define bit_cpu_HLE (1u << 4)
179 #define bit_cpu_AVX2 (1u << 5)
180 #define bit_cpu_INDEX_7_EBX_6 (1u << 6)
181 #define bit_cpu_SMEP (1u << 7)
182 #define bit_cpu_BMI2 (1u << 8)
183 #define bit_cpu_ERMS (1u << 9)
184 #define bit_cpu_INVPCID (1u << 10)
185 #define bit_cpu_RTM (1u << 11)
186 #define bit_cpu_RDT_M (1u << 12)
187 #define bit_cpu_DEPR_FPU_CS_DS (1u << 13)
188 #define bit_cpu_MPX (1u << 14)
189 #define bit_cpu_RDT_A (1u << 15)
190 #define bit_cpu_AVX512F (1u << 16)
191 #define bit_cpu_AVX512DQ (1u << 17)
192 #define bit_cpu_RDSEED (1u << 18)
193 #define bit_cpu_ADX (1u << 19)
194 #define bit_cpu_SMAP (1u << 20)
195 #define bit_cpu_AVX512_IFMA (1u << 21)
196 #define bit_cpu_INDEX_7_EBX_22 (1u << 22)
197 #define bit_cpu_CLFLUSHOPT (1u << 23)
198 #define bit_cpu_CLWB (1u << 24)
199 #define bit_cpu_TRACE (1u << 25)
200 #define bit_cpu_AVX512PF (1u << 26)
201 #define bit_cpu_AVX512ER (1u << 27)
202 #define bit_cpu_AVX512CD (1u << 28)
203 #define bit_cpu_SHA (1u << 29)
204 #define bit_cpu_AVX512BW (1u << 30)
205 #define bit_cpu_AVX512VL (1u << 31)
206
207 /* ECX. */
208 #define bit_cpu_PREFETCHWT1 (1u << 0)
209 #define bit_cpu_AVX512_VBMI (1u << 1)
210 #define bit_cpu_UMIP (1u << 2)
211 #define bit_cpu_PKU (1u << 3)
212 #define bit_cpu_OSPKE (1u << 4)
213 #define bit_cpu_WAITPKG (1u << 5)
214 #define bit_cpu_AVX512_VBMI2 (1u << 6)
215 #define bit_cpu_SHSTK (1u << 7)
216 #define bit_cpu_GFNI (1u << 8)
217 #define bit_cpu_VAES (1u << 9)
218 #define bit_cpu_VPCLMULQDQ (1u << 10)
219 #define bit_cpu_AVX512_VNNI (1u << 11)
220 #define bit_cpu_AVX512_BITALG (1u << 12)
221 #define bit_cpu_INDEX_7_ECX_13 (1u << 13)
222 #define bit_cpu_AVX512_VPOPCNTDQ (1u << 14)
223 #define bit_cpu_INDEX_7_ECX_15 (1u << 15)
224 #define bit_cpu_INDEX_7_ECX_16 (1u << 16)
225 /* Note: Bits 17-21: The value of MAWAU used by the BNDLDX and BNDSTX
226 instructions in 64-bit mode. */
227 #define bit_cpu_RDPID (1u << 22)
228 #define bit_cpu_KL (1u << 23)
229 #define bit_cpu_INDEX_7_ECX_24 (1u << 24)
230 #define bit_cpu_CLDEMOTE (1u << 25)
231 #define bit_cpu_INDEX_7_ECX_26 (1u << 26)
232 #define bit_cpu_MOVDIRI (1u << 27)
233 #define bit_cpu_MOVDIR64B (1u << 28)
234 #define bit_cpu_ENQCMD (1u << 29)
235 #define bit_cpu_SGX_LC (1u << 30)
236 #define bit_cpu_PKS (1u << 31)
237
238 /* EDX. */
239 #define bit_cpu_INDEX_7_EDX_0 (1u << 0)
240 #define bit_cpu_INDEX_7_EDX_1 (1u << 1)
241 #define bit_cpu_AVX512_4VNNIW (1u << 2)
242 #define bit_cpu_AVX512_4FMAPS (1u << 3)
243 #define bit_cpu_FSRM (1u << 4)
244 #define bit_cpu_UINTR (1u << 5)
245 #define bit_cpu_INDEX_7_EDX_6 (1u << 6)
246 #define bit_cpu_INDEX_7_EDX_7 (1u << 7)
247 #define bit_cpu_AVX512_VP2INTERSECT (1u << 8)
248 #define bit_cpu_INDEX_7_EDX_9 (1u << 9)
249 #define bit_cpu_MD_CLEAR (1u << 10)
250 #define bit_cpu_INDEX_7_EDX_11 (1u << 11)
251 #define bit_cpu_INDEX_7_EDX_12 (1u << 12)
252 #define bit_cpu_INDEX_7_EDX_13 (1u << 13)
253 #define bit_cpu_SERIALIZE (1u << 14)
254 #define bit_cpu_HYBRID (1u << 15)
255 #define bit_cpu_TSXLDTRK (1u << 16)
256 #define bit_cpu_INDEX_7_EDX_17 (1u << 17)
257 #define bit_cpu_PCONFIG (1u << 18)
258 #define bit_cpu_INDEX_7_EDX_19 (1u << 19)
259 #define bit_cpu_IBT (1u << 20)
260 #define bit_cpu_INDEX_7_EDX_21 (1u << 21)
261 #define bit_cpu_AMX_BF16 (1u << 22)
262 #define bit_cpu_AVX512_FP16 (1u << 23)
263 #define bit_cpu_AMX_TILE (1u << 24)
264 #define bit_cpu_AMX_INT8 (1u << 25)
265 #define bit_cpu_IBRS_IBPB (1u << 26)
266 #define bit_cpu_STIBP (1u << 27)
267 #define bit_cpu_L1D_FLUSH (1u << 28)
268 #define bit_cpu_ARCH_CAPABILITIES (1u << 29)
269 #define bit_cpu_CORE_CAPABILITIES (1u << 30)
270 #define bit_cpu_SSBD (1u << 31)
271
272 /* COMMON_CPUID_INDEX_80000001. */
273
274 /* ECX. */
275 #define bit_cpu_LAHF64_SAHF64 (1u << 0)
276 #define bit_cpu_SVM (1u << 2)
277 #define bit_cpu_LZCNT (1u << 5)
278 #define bit_cpu_SSE4A (1u << 6)
279 #define bit_cpu_PREFETCHW (1u << 8)
280 #define bit_cpu_XOP (1u << 11)
281 #define bit_cpu_LWP (1u << 15)
282 #define bit_cpu_FMA4 (1u << 16)
283 #define bit_cpu_TBM (1u << 21)
284
285 /* EDX. */
286 #define bit_cpu_SYSCALL_SYSRET (1u << 11)
287 #define bit_cpu_NX (1u << 20)
288 #define bit_cpu_PAGE1GB (1u << 26)
289 #define bit_cpu_RDTSCP (1u << 27)
290 #define bit_cpu_LM (1u << 29)
291
292 /* COMMON_CPUID_INDEX_D_ECX_1. */
293
294 /* EAX. */
295 #define bit_cpu_XSAVEOPT (1u << 0)
296 #define bit_cpu_XSAVEC (1u << 1)
297 #define bit_cpu_XGETBV_ECX_1 (1u << 2)
298 #define bit_cpu_XSAVES (1u << 3)
299 #define bit_cpu_XFD (1u << 4)
300
301 /* COMMON_CPUID_INDEX_80000007. */
302
303 /* EDX. */
304 #define bit_cpu_INVARIANT_TSC (1u << 8)
305
306 /* COMMON_CPUID_INDEX_80000008. */
307
308 /* EBX. */
309 #define bit_cpu_WBNOINVD (1u << 9)
310
311 /* COMMON_CPUID_INDEX_7_ECX_1. */
312
313 /* EAX. */
314 #define bit_cpu_AVX_VNNI (1u << 4)
315 #define bit_cpu_AVX512_BF16 (1u << 5)
316 #define bit_cpu_FZLRM (1u << 10)
317 #define bit_cpu_FSRS (1u << 11)
318 #define bit_cpu_FSRCS (1u << 12)
319 #define bit_cpu_HRESET (1u << 22)
320 #define bit_cpu_LAM (1u << 26)
321
322 /* COMMON_CPUID_INDEX_19. */
323
324 /* EBX. */
325 #define bit_cpu_AESKLE (1u << 0)
326 #define bit_cpu_WIDE_KL (1u << 2)
327
328 /* COMMON_CPUID_INDEX_1. */
329
330 /* ECX. */
331 #define index_cpu_SSE3 COMMON_CPUID_INDEX_1
332 #define index_cpu_PCLMULQDQ COMMON_CPUID_INDEX_1
333 #define index_cpu_DTES64 COMMON_CPUID_INDEX_1
334 #define index_cpu_MONITOR COMMON_CPUID_INDEX_1
335 #define index_cpu_DS_CPL COMMON_CPUID_INDEX_1
336 #define index_cpu_VMX COMMON_CPUID_INDEX_1
337 #define index_cpu_SMX COMMON_CPUID_INDEX_1
338 #define index_cpu_EIST COMMON_CPUID_INDEX_1
339 #define index_cpu_TM2 COMMON_CPUID_INDEX_1
340 #define index_cpu_SSSE3 COMMON_CPUID_INDEX_1
341 #define index_cpu_CNXT_ID COMMON_CPUID_INDEX_1
342 #define index_cpu_SDBG COMMON_CPUID_INDEX_1
343 #define index_cpu_FMA COMMON_CPUID_INDEX_1
344 #define index_cpu_CMPXCHG16B COMMON_CPUID_INDEX_1
345 #define index_cpu_XTPRUPDCTRL COMMON_CPUID_INDEX_1
346 #define index_cpu_PDCM COMMON_CPUID_INDEX_1
347 #define index_cpu_INDEX_1_ECX_16 COMMON_CPUID_INDEX_1
348 #define index_cpu_PCID COMMON_CPUID_INDEX_1
349 #define index_cpu_DCA COMMON_CPUID_INDEX_1
350 #define index_cpu_SSE4_1 COMMON_CPUID_INDEX_1
351 #define index_cpu_SSE4_2 COMMON_CPUID_INDEX_1
352 #define index_cpu_X2APIC COMMON_CPUID_INDEX_1
353 #define index_cpu_MOVBE COMMON_CPUID_INDEX_1
354 #define index_cpu_POPCNT COMMON_CPUID_INDEX_1
355 #define index_cpu_TSC_DEADLINE COMMON_CPUID_INDEX_1
356 #define index_cpu_AES COMMON_CPUID_INDEX_1
357 #define index_cpu_XSAVE COMMON_CPUID_INDEX_1
358 #define index_cpu_OSXSAVE COMMON_CPUID_INDEX_1
359 #define index_cpu_AVX COMMON_CPUID_INDEX_1
360 #define index_cpu_F16C COMMON_CPUID_INDEX_1
361 #define index_cpu_RDRAND COMMON_CPUID_INDEX_1
362 #define index_cpu_INDEX_1_ECX_31 COMMON_CPUID_INDEX_1
363
364 /* ECX. */
365 #define index_cpu_FPU COMMON_CPUID_INDEX_1
366 #define index_cpu_VME COMMON_CPUID_INDEX_1
367 #define index_cpu_DE COMMON_CPUID_INDEX_1
368 #define index_cpu_PSE COMMON_CPUID_INDEX_1
369 #define index_cpu_TSC COMMON_CPUID_INDEX_1
370 #define index_cpu_MSR COMMON_CPUID_INDEX_1
371 #define index_cpu_PAE COMMON_CPUID_INDEX_1
372 #define index_cpu_MCE COMMON_CPUID_INDEX_1
373 #define index_cpu_CX8 COMMON_CPUID_INDEX_1
374 #define index_cpu_APIC COMMON_CPUID_INDEX_1
375 #define index_cpu_INDEX_1_EDX_10 COMMON_CPUID_INDEX_1
376 #define index_cpu_SEP COMMON_CPUID_INDEX_1
377 #define index_cpu_MTRR COMMON_CPUID_INDEX_1
378 #define index_cpu_PGE COMMON_CPUID_INDEX_1
379 #define index_cpu_MCA COMMON_CPUID_INDEX_1
380 #define index_cpu_CMOV COMMON_CPUID_INDEX_1
381 #define index_cpu_PAT COMMON_CPUID_INDEX_1
382 #define index_cpu_PSE_36 COMMON_CPUID_INDEX_1
383 #define index_cpu_PSN COMMON_CPUID_INDEX_1
384 #define index_cpu_CLFSH COMMON_CPUID_INDEX_1
385 #define index_cpu_INDEX_1_EDX_20 COMMON_CPUID_INDEX_1
386 #define index_cpu_DS COMMON_CPUID_INDEX_1
387 #define index_cpu_ACPI COMMON_CPUID_INDEX_1
388 #define index_cpu_MMX COMMON_CPUID_INDEX_1
389 #define index_cpu_FXSR COMMON_CPUID_INDEX_1
390 #define index_cpu_SSE COMMON_CPUID_INDEX_1
391 #define index_cpu_SSE2 COMMON_CPUID_INDEX_1
392 #define index_cpu_SS COMMON_CPUID_INDEX_1
393 #define index_cpu_HTT COMMON_CPUID_INDEX_1
394 #define index_cpu_TM COMMON_CPUID_INDEX_1
395 #define index_cpu_INDEX_1_EDX_30 COMMON_CPUID_INDEX_1
396 #define index_cpu_PBE COMMON_CPUID_INDEX_1
397
398 /* COMMON_CPUID_INDEX_7. */
399
400 /* EBX. */
401 #define index_cpu_FSGSBASE COMMON_CPUID_INDEX_7
402 #define index_cpu_TSC_ADJUST COMMON_CPUID_INDEX_7
403 #define index_cpu_SGX COMMON_CPUID_INDEX_7
404 #define index_cpu_BMI1 COMMON_CPUID_INDEX_7
405 #define index_cpu_HLE COMMON_CPUID_INDEX_7
406 #define index_cpu_AVX2 COMMON_CPUID_INDEX_7
407 #define index_cpu_INDEX_7_EBX_6 COMMON_CPUID_INDEX_7
408 #define index_cpu_SMEP COMMON_CPUID_INDEX_7
409 #define index_cpu_BMI2 COMMON_CPUID_INDEX_7
410 #define index_cpu_ERMS COMMON_CPUID_INDEX_7
411 #define index_cpu_INVPCID COMMON_CPUID_INDEX_7
412 #define index_cpu_RTM COMMON_CPUID_INDEX_7
413 #define index_cpu_RDT_M COMMON_CPUID_INDEX_7
414 #define index_cpu_DEPR_FPU_CS_DS COMMON_CPUID_INDEX_7
415 #define index_cpu_MPX COMMON_CPUID_INDEX_7
416 #define index_cpu_RDT_A COMMON_CPUID_INDEX_7
417 #define index_cpu_AVX512F COMMON_CPUID_INDEX_7
418 #define index_cpu_AVX512DQ COMMON_CPUID_INDEX_7
419 #define index_cpu_RDSEED COMMON_CPUID_INDEX_7
420 #define index_cpu_ADX COMMON_CPUID_INDEX_7
421 #define index_cpu_SMAP COMMON_CPUID_INDEX_7
422 #define index_cpu_AVX512_IFMA COMMON_CPUID_INDEX_7
423 #define index_cpu_INDEX_7_EBX_22 COMMON_CPUID_INDEX_7
424 #define index_cpu_CLFLUSHOPT COMMON_CPUID_INDEX_7
425 #define index_cpu_CLWB COMMON_CPUID_INDEX_7
426 #define index_cpu_TRACE COMMON_CPUID_INDEX_7
427 #define index_cpu_AVX512PF COMMON_CPUID_INDEX_7
428 #define index_cpu_AVX512ER COMMON_CPUID_INDEX_7
429 #define index_cpu_AVX512CD COMMON_CPUID_INDEX_7
430 #define index_cpu_SHA COMMON_CPUID_INDEX_7
431 #define index_cpu_AVX512BW COMMON_CPUID_INDEX_7
432 #define index_cpu_AVX512VL COMMON_CPUID_INDEX_7
433
434 /* ECX. */
435 #define index_cpu_PREFETCHWT1 COMMON_CPUID_INDEX_7
436 #define index_cpu_AVX512_VBMI COMMON_CPUID_INDEX_7
437 #define index_cpu_UMIP COMMON_CPUID_INDEX_7
438 #define index_cpu_PKU COMMON_CPUID_INDEX_7
439 #define index_cpu_OSPKE COMMON_CPUID_INDEX_7
440 #define index_cpu_WAITPKG COMMON_CPUID_INDEX_7
441 #define index_cpu_AVX512_VBMI2 COMMON_CPUID_INDEX_7
442 #define index_cpu_SHSTK COMMON_CPUID_INDEX_7
443 #define index_cpu_GFNI COMMON_CPUID_INDEX_7
444 #define index_cpu_VAES COMMON_CPUID_INDEX_7
445 #define index_cpu_VPCLMULQDQ COMMON_CPUID_INDEX_7
446 #define index_cpu_AVX512_VNNI COMMON_CPUID_INDEX_7
447 #define index_cpu_AVX512_BITALG COMMON_CPUID_INDEX_7
448 #define index_cpu_INDEX_7_ECX_13 COMMON_CPUID_INDEX_7
449 #define index_cpu_AVX512_VPOPCNTDQ COMMON_CPUID_INDEX_7
450 #define index_cpu_INDEX_7_ECX_15 COMMON_CPUID_INDEX_7
451 #define index_cpu_INDEX_7_ECX_16 COMMON_CPUID_INDEX_7
452 #define index_cpu_RDPID COMMON_CPUID_INDEX_7
453 #define index_cpu_KL COMMON_CPUID_INDEX_7
454 #define index_cpu_INDEX_7_ECX_24 COMMON_CPUID_INDEX_7
455 #define index_cpu_CLDEMOTE COMMON_CPUID_INDEX_7
456 #define index_cpu_INDEX_7_ECX_26 COMMON_CPUID_INDEX_7
457 #define index_cpu_MOVDIRI COMMON_CPUID_INDEX_7
458 #define index_cpu_MOVDIR64B COMMON_CPUID_INDEX_7
459 #define index_cpu_ENQCMD COMMON_CPUID_INDEX_7
460 #define index_cpu_SGX_LC COMMON_CPUID_INDEX_7
461 #define index_cpu_PKS COMMON_CPUID_INDEX_7
462
463 /* EDX. */
464 #define index_cpu_INDEX_7_EDX_0 COMMON_CPUID_INDEX_7
465 #define index_cpu_INDEX_7_EDX_1 COMMON_CPUID_INDEX_7
466 #define index_cpu_AVX512_4VNNIW COMMON_CPUID_INDEX_7
467 #define index_cpu_AVX512_4FMAPS COMMON_CPUID_INDEX_7
468 #define index_cpu_FSRM COMMON_CPUID_INDEX_7
469 #define index_cpu_UINTR COMMON_CPUID_INDEX_7
470 #define index_cpu_INDEX_7_EDX_6 COMMON_CPUID_INDEX_7
471 #define index_cpu_INDEX_7_EDX_7 COMMON_CPUID_INDEX_7
472 #define index_cpu_AVX512_VP2INTERSECT COMMON_CPUID_INDEX_7
473 #define index_cpu_INDEX_7_EDX_9 COMMON_CPUID_INDEX_7
474 #define index_cpu_MD_CLEAR COMMON_CPUID_INDEX_7
475 #define index_cpu_INDEX_7_EDX_11 COMMON_CPUID_INDEX_7
476 #define index_cpu_INDEX_7_EDX_12 COMMON_CPUID_INDEX_7
477 #define index_cpu_INDEX_7_EDX_13 COMMON_CPUID_INDEX_7
478 #define index_cpu_SERIALIZE COMMON_CPUID_INDEX_7
479 #define index_cpu_HYBRID COMMON_CPUID_INDEX_7
480 #define index_cpu_TSXLDTRK COMMON_CPUID_INDEX_7
481 #define index_cpu_INDEX_7_EDX_17 COMMON_CPUID_INDEX_7
482 #define index_cpu_PCONFIG COMMON_CPUID_INDEX_7
483 #define index_cpu_INDEX_7_EDX_19 COMMON_CPUID_INDEX_7
484 #define index_cpu_IBT COMMON_CPUID_INDEX_7
485 #define index_cpu_INDEX_7_EDX_21 COMMON_CPUID_INDEX_7
486 #define index_cpu_AMX_BF16 COMMON_CPUID_INDEX_7
487 #define index_cpu_AVX512_FP16 COMMON_CPUID_INDEX_7
488 #define index_cpu_AMX_TILE COMMON_CPUID_INDEX_7
489 #define index_cpu_AMX_INT8 COMMON_CPUID_INDEX_7
490 #define index_cpu_IBRS_IBPB COMMON_CPUID_INDEX_7
491 #define index_cpu_STIBP COMMON_CPUID_INDEX_7
492 #define index_cpu_L1D_FLUSH COMMON_CPUID_INDEX_7
493 #define index_cpu_ARCH_CAPABILITIES COMMON_CPUID_INDEX_7
494 #define index_cpu_CORE_CAPABILITIES COMMON_CPUID_INDEX_7
495 #define index_cpu_SSBD COMMON_CPUID_INDEX_7
496
497 /* COMMON_CPUID_INDEX_80000001. */
498
499 /* ECX. */
500 #define index_cpu_LAHF64_SAHF64 COMMON_CPUID_INDEX_80000001
501 #define index_cpu_SVM COMMON_CPUID_INDEX_80000001
502 #define index_cpu_LZCNT COMMON_CPUID_INDEX_80000001
503 #define index_cpu_SSE4A COMMON_CPUID_INDEX_80000001
504 #define index_cpu_PREFETCHW COMMON_CPUID_INDEX_80000001
505 #define index_cpu_XOP COMMON_CPUID_INDEX_80000001
506 #define index_cpu_LWP COMMON_CPUID_INDEX_80000001
507 #define index_cpu_FMA4 COMMON_CPUID_INDEX_80000001
508 #define index_cpu_TBM COMMON_CPUID_INDEX_80000001
509
510 /* EDX. */
511 #define index_cpu_SYSCALL_SYSRET COMMON_CPUID_INDEX_80000001
512 #define index_cpu_NX COMMON_CPUID_INDEX_80000001
513 #define index_cpu_PAGE1GB COMMON_CPUID_INDEX_80000001
514 #define index_cpu_RDTSCP COMMON_CPUID_INDEX_80000001
515 #define index_cpu_LM COMMON_CPUID_INDEX_80000001
516
517 /* COMMON_CPUID_INDEX_D_ECX_1. */
518
519 /* EAX. */
520 #define index_cpu_XSAVEOPT COMMON_CPUID_INDEX_D_ECX_1
521 #define index_cpu_XSAVEC COMMON_CPUID_INDEX_D_ECX_1
522 #define index_cpu_XGETBV_ECX_1 COMMON_CPUID_INDEX_D_ECX_1
523 #define index_cpu_XSAVES COMMON_CPUID_INDEX_D_ECX_1
524 #define index_cpu_XFD COMMON_CPUID_INDEX_D_ECX_1
525
526 /* COMMON_CPUID_INDEX_80000007. */
527
528 /* EDX. */
529 #define index_cpu_INVARIANT_TSC COMMON_CPUID_INDEX_80000007
530
531 /* COMMON_CPUID_INDEX_80000008. */
532
533 /* EBX. */
534 #define index_cpu_WBNOINVD COMMON_CPUID_INDEX_80000008
535
536 /* COMMON_CPUID_INDEX_7_ECX_1. */
537
538 /* EAX. */
539 #define index_cpu_AVX_VNNI COMMON_CPUID_INDEX_7_ECX_1
540 #define index_cpu_AVX512_BF16 COMMON_CPUID_INDEX_7_ECX_1
541 #define index_cpu_FZLRM COMMON_CPUID_INDEX_7_ECX_1
542 #define index_cpu_FSRS COMMON_CPUID_INDEX_7_ECX_1
543 #define index_cpu_FSRCS COMMON_CPUID_INDEX_7_ECX_1
544 #define index_cpu_HRESET COMMON_CPUID_INDEX_7_ECX_1
545 #define index_cpu_LAM COMMON_CPUID_INDEX_7_ECX_1
546
547 /* COMMON_CPUID_INDEX_19. */
548
549 /* EBX. */
550 #define index_cpu_AESKLE COMMON_CPUID_INDEX_19
551 #define index_cpu_WIDE_KL COMMON_CPUID_INDEX_19
552
553 /* COMMON_CPUID_INDEX_1. */
554
555 /* ECX. */
556 #define reg_SSE3 ecx
557 #define reg_PCLMULQDQ ecx
558 #define reg_DTES64 ecx
559 #define reg_MONITOR ecx
560 #define reg_DS_CPL ecx
561 #define reg_VMX ecx
562 #define reg_SMX ecx
563 #define reg_EIST ecx
564 #define reg_TM2 ecx
565 #define reg_SSSE3 ecx
566 #define reg_CNXT_ID ecx
567 #define reg_SDBG ecx
568 #define reg_FMA ecx
569 #define reg_CMPXCHG16B ecx
570 #define reg_XTPRUPDCTRL ecx
571 #define reg_PDCM ecx
572 #define reg_INDEX_1_ECX_16 ecx
573 #define reg_PCID ecx
574 #define reg_DCA ecx
575 #define reg_SSE4_1 ecx
576 #define reg_SSE4_2 ecx
577 #define reg_X2APIC ecx
578 #define reg_MOVBE ecx
579 #define reg_POPCNT ecx
580 #define reg_TSC_DEADLINE ecx
581 #define reg_AES ecx
582 #define reg_XSAVE ecx
583 #define reg_OSXSAVE ecx
584 #define reg_AVX ecx
585 #define reg_F16C ecx
586 #define reg_RDRAND ecx
587 #define reg_INDEX_1_ECX_31 ecx
588
589 /* EDX. */
590 #define reg_FPU edx
591 #define reg_VME edx
592 #define reg_DE edx
593 #define reg_PSE edx
594 #define reg_TSC edx
595 #define reg_MSR edx
596 #define reg_PAE edx
597 #define reg_MCE edx
598 #define reg_CX8 edx
599 #define reg_APIC edx
600 #define reg_INDEX_1_EDX_10 edx
601 #define reg_SEP edx
602 #define reg_MTRR edx
603 #define reg_PGE edx
604 #define reg_MCA edx
605 #define reg_CMOV edx
606 #define reg_PAT edx
607 #define reg_PSE_36 edx
608 #define reg_PSN edx
609 #define reg_CLFSH edx
610 #define reg_INDEX_1_EDX_20 edx
611 #define reg_DS edx
612 #define reg_ACPI edx
613 #define reg_MMX edx
614 #define reg_FXSR edx
615 #define reg_SSE edx
616 #define reg_SSE2 edx
617 #define reg_SS edx
618 #define reg_HTT edx
619 #define reg_TM edx
620 #define reg_INDEX_1_EDX_30 edx
621 #define reg_PBE edx
622
623 /* COMMON_CPUID_INDEX_7. */
624
625 /* EBX. */
626 #define reg_FSGSBASE ebx
627 #define reg_TSC_ADJUST ebx
628 #define reg_SGX ebx
629 #define reg_BMI1 ebx
630 #define reg_HLE ebx
631 #define reg_BMI2 ebx
632 #define reg_AVX2 ebx
633 #define reg_INDEX_7_EBX_6 ebx
634 #define reg_SMEP ebx
635 #define reg_ERMS ebx
636 #define reg_INVPCID ebx
637 #define reg_RTM ebx
638 #define reg_RDT_M ebx
639 #define reg_DEPR_FPU_CS_DS ebx
640 #define reg_MPX ebx
641 #define reg_RDT_A ebx
642 #define reg_AVX512F ebx
643 #define reg_AVX512DQ ebx
644 #define reg_RDSEED ebx
645 #define reg_ADX ebx
646 #define reg_SMAP ebx
647 #define reg_AVX512_IFMA ebx
648 #define reg_INDEX_7_EBX_22 ebx
649 #define reg_CLFLUSHOPT ebx
650 #define reg_CLWB ebx
651 #define reg_TRACE ebx
652 #define reg_AVX512PF ebx
653 #define reg_AVX512ER ebx
654 #define reg_AVX512CD ebx
655 #define reg_SHA ebx
656 #define reg_AVX512BW ebx
657 #define reg_AVX512VL ebx
658
659 /* ECX. */
660 #define reg_PREFETCHWT1 ecx
661 #define reg_AVX512_VBMI ecx
662 #define reg_UMIP ecx
663 #define reg_PKU ecx
664 #define reg_OSPKE ecx
665 #define reg_WAITPKG ecx
666 #define reg_AVX512_VBMI2 ecx
667 #define reg_SHSTK ecx
668 #define reg_GFNI ecx
669 #define reg_VAES ecx
670 #define reg_VPCLMULQDQ ecx
671 #define reg_AVX512_VNNI ecx
672 #define reg_AVX512_BITALG ecx
673 #define reg_INDEX_7_ECX_13 ecx
674 #define reg_AVX512_VPOPCNTDQ ecx
675 #define reg_INDEX_7_ECX_15 ecx
676 #define reg_INDEX_7_ECX_16 ecx
677 #define reg_RDPID ecx
678 #define reg_KL ecx
679 #define reg_INDEX_7_ECX_24 ecx
680 #define reg_CLDEMOTE ecx
681 #define reg_INDEX_7_ECX_26 ecx
682 #define reg_MOVDIRI ecx
683 #define reg_MOVDIR64B ecx
684 #define reg_ENQCMD ecx
685 #define reg_SGX_LC ecx
686 #define reg_PKS ecx
687
688 /* EDX. */
689 #define reg_INDEX_7_EDX_0 edx
690 #define reg_INDEX_7_EDX_1 edx
691 #define reg_AVX512_4VNNIW edx
692 #define reg_AVX512_4FMAPS edx
693 #define reg_FSRM edx
694 #define reg_UINTR edx
695 #define reg_INDEX_7_EDX_6 edx
696 #define reg_INDEX_7_EDX_7 edx
697 #define reg_AVX512_VP2INTERSECT edx
698 #define reg_INDEX_7_EDX_9 edx
699 #define reg_MD_CLEAR edx
700 #define reg_INDEX_7_EDX_11 edx
701 #define reg_INDEX_7_EDX_12 edx
702 #define reg_INDEX_7_EDX_13 edx
703 #define reg_SERIALIZE edx
704 #define reg_HYBRID edx
705 #define reg_TSXLDTRK edx
706 #define reg_INDEX_7_EDX_17 edx
707 #define reg_PCONFIG edx
708 #define reg_INDEX_7_EDX_19 edx
709 #define reg_IBT edx
710 #define reg_INDEX_7_EDX_21 edx
711 #define reg_AMX_BF16 edx
712 #define reg_AVX512_FP16 edx
713 #define reg_AMX_TILE edx
714 #define reg_AMX_INT8 edx
715 #define reg_IBRS_IBPB edx
716 #define reg_STIBP edx
717 #define reg_L1D_FLUSH edx
718 #define reg_ARCH_CAPABILITIES edx
719 #define reg_CORE_CAPABILITIES edx
720 #define reg_SSBD edx
721
722 /* COMMON_CPUID_INDEX_80000001. */
723
724 /* ECX. */
725 #define reg_LAHF64_SAHF64 ecx
726 #define reg_SVM ecx
727 #define reg_LZCNT ecx
728 #define reg_SSE4A ecx
729 #define reg_PREFETCHW ecx
730 #define reg_XOP ecx
731 #define reg_LWP ecx
732 #define reg_FMA4 ecx
733 #define reg_TBM ecx
734
735 /* EDX. */
736 #define reg_SYSCALL_SYSRET edx
737 #define reg_NX edx
738 #define reg_PAGE1GB edx
739 #define reg_RDTSCP edx
740 #define reg_LM edx
741
742 /* COMMON_CPUID_INDEX_D_ECX_1. */
743
744 /* EAX. */
745 #define reg_XSAVEOPT eax
746 #define reg_XSAVEC eax
747 #define reg_XGETBV_ECX_1 eax
748 #define reg_XSAVES eax
749 #define reg_XFD eax
750
751 /* COMMON_CPUID_INDEX_80000007. */
752
753 /* EDX. */
754 #define reg_INVARIANT_TSC edx
755
756 /* COMMON_CPUID_INDEX_80000008. */
757
758 /* EBX. */
759 #define reg_WBNOINVD ebx
760
761 /* COMMON_CPUID_INDEX_7_ECX_1. */
762
763 /* EAX. */
764 #define reg_AVX_VNNI eax
765 #define reg_AVX512_BF16 eax
766 #define reg_FZLRM eax
767 #define reg_FSRS eax
768 #define reg_FSRCS eax
769 #define reg_HRESET eax
770 #define reg_LAM eax
771
772 /* COMMON_CPUID_INDEX_19. */
773
774 /* EBX. */
775 #define reg_AESKLE ebx
776 #define reg_WIDE_KL ebx
777
778 #endif /* _SYS_PLATFORM_X86_H */