]>
Commit | Line | Data |
---|---|---|
e4842ff3 | 1 | /* |
4284af58 | 2 | * The PCI Utilities -- Manipulate PCI Configuration Registers |
e4842ff3 | 3 | * |
203854cc | 4 | * Copyright (c) 1998--2020 Martin Mares <mj@ucw.cz> |
e4842ff3 MM |
5 | * |
6 | * Can be freely distributed and used under the terms of the GNU GPL. | |
7 | */ | |
8 | ||
9 | #include <stdio.h> | |
10 | #include <string.h> | |
11 | #include <stdlib.h> | |
727ce158 | 12 | #include <stdarg.h> |
ace49a96 | 13 | #include <errno.h> |
7aad822b | 14 | |
1b99a704 | 15 | #define PCIUTILS_SETPCI |
e4842ff3 MM |
16 | #include "pciutils.h" |
17 | ||
18 | static int force; /* Don't complain if no devices match */ | |
19 | static int verbose; /* Verbosity level */ | |
b2c9b373 | 20 | static int demo_mode; /* Only show */ |
203854cc | 21 | static int allow_raw_access; |
e4842ff3 | 22 | |
81afa98c MM |
23 | const char program_name[] = "setpci"; |
24 | ||
727ce158 | 25 | static struct pci_access *pacc; |
e4842ff3 | 26 | |
b7351143 MM |
27 | struct value { |
28 | unsigned int value; | |
29 | unsigned int mask; | |
30 | }; | |
31 | ||
e4842ff3 MM |
32 | struct op { |
33 | struct op *next; | |
27d4e0fb MM |
34 | u16 cap_type; /* PCI_CAP_xxx or 0 */ |
35 | u16 cap_id; | |
e4842ff3 MM |
36 | unsigned int addr; |
37 | unsigned int width; /* Byte width of the access */ | |
ace49a96 | 38 | unsigned int num_values; /* Number of values to write; 0=read */ |
6639fd17 | 39 | unsigned int number; /* The n-th capability of that id */ |
b7351143 | 40 | struct value values[0]; |
e4842ff3 MM |
41 | }; |
42 | ||
203854cc MM |
43 | struct group { |
44 | struct group *next; | |
45 | struct pci_filter filter; | |
46 | struct op *first_op; | |
47 | struct op **last_op; | |
48 | }; | |
49 | ||
50 | static struct group *first_group, **last_group = &first_group; | |
51 | static int need_bus_scan; | |
b7351143 | 52 | static unsigned int max_values[] = { 0, 0xff, 0xffff, 0, 0xffffffff }; |
e4842ff3 | 53 | |
203854cc MM |
54 | static int |
55 | matches_single_device(struct group *group) | |
56 | { | |
57 | struct pci_filter *f = &group->filter; | |
58 | return (f->domain >= 0 && f->bus >= 0 && f->slot >= 0 && f->func >= 0); | |
59 | } | |
60 | ||
727ce158 | 61 | static struct pci_dev ** |
203854cc | 62 | select_devices(struct group *group) |
e4842ff3 | 63 | { |
203854cc MM |
64 | struct pci_filter *f = &group->filter; |
65 | ||
66 | if (!need_bus_scan && matches_single_device(group)) | |
67 | { | |
68 | struct pci_dev **devs = xmalloc(sizeof(struct device *) * 2); | |
69 | struct pci_dev *dev = pci_get_dev(pacc, f->domain, f->bus, f->slot, f->func); | |
70 | int i = 0; | |
71 | if (pci_filter_match(f, dev)) | |
72 | devs[i++] = dev; | |
73 | devs[i] = NULL; | |
74 | return devs; | |
75 | } | |
76 | else | |
77 | { | |
78 | struct pci_dev **devs, *dev; | |
79 | int i = 0; | |
80 | int cnt = 1; | |
81 | ||
82 | for (dev = pacc->devices; dev; dev = dev->next) | |
83 | if (pci_filter_match(f, dev)) | |
84 | cnt++; | |
85 | ||
86 | devs = xmalloc(sizeof(struct device *) * cnt); | |
87 | ||
88 | for (dev = pacc->devices; dev; dev = dev->next) | |
89 | if (pci_filter_match(f, dev)) | |
90 | devs[i++] = dev; | |
91 | ||
92 | devs[i] = NULL; | |
93 | return devs; | |
94 | } | |
e4842ff3 MM |
95 | } |
96 | ||
256fabef | 97 | static void PCI_PRINTF(1,2) |
f34b0c7a MM |
98 | trace(const char *fmt, ...) |
99 | { | |
100 | va_list args; | |
101 | va_start(args, fmt); | |
102 | if (verbose) | |
103 | vprintf(fmt, args); | |
104 | va_end(args); | |
105 | } | |
106 | ||
e4842ff3 | 107 | static void |
727ce158 | 108 | exec_op(struct op *op, struct pci_dev *dev) |
e4842ff3 | 109 | { |
f34b0c7a MM |
110 | const char * const formats[] = { NULL, " %02x", " %04x", NULL, " %08x" }; |
111 | const char * const mask_formats[] = { NULL, " %02x->(%02x:%02x)->%02x", " %04x->(%04x:%04x)->%04x", NULL, " %08x->(%08x:%08x)->%08x" }; | |
ace49a96 MM |
112 | unsigned int i, x, y; |
113 | int addr = 0; | |
b7351143 | 114 | int width = op->width; |
f34b0c7a | 115 | char slot[16]; |
e4842ff3 | 116 | |
f34b0c7a | 117 | sprintf(slot, "%04x:%02x:%02x.%x", dev->domain, dev->bus, dev->dev, dev->func); |
df59fab4 | 118 | trace("%s ", slot); |
27d4e0fb | 119 | if (op->cap_type) |
ace49a96 MM |
120 | { |
121 | struct pci_cap *cap; | |
6639fd17 DS |
122 | unsigned int cap_nr = op->number; |
123 | cap = pci_find_cap_nr(dev, op->cap_id, op->cap_type, &cap_nr); | |
ace49a96 | 124 | if (cap) |
6639fd17 DS |
125 | addr = cap->addr; |
126 | else if (cap_nr == 0) | |
127 | die("%s: Instance #%d of %s %04x not found - there are no capabilities with that id.", slot, | |
128 | op->number, ((op->cap_type == PCI_CAP_NORMAL) ? "Capability" : "Extended capability"), | |
129 | op->cap_id); | |
ace49a96 | 130 | else |
785b2e0e | 131 | die("%s: Instance #%d of %s %04x not found - there %s only %d %s with that id.", slot, |
6639fd17 | 132 | op->number, ((op->cap_type == PCI_CAP_NORMAL) ? "Capability" : "Extended capability"), |
785b2e0e DS |
133 | op->cap_id, ((cap_nr == 1) ? "is" : "are"), cap_nr, |
134 | ((cap_nr == 1) ? "capability" : "capabilities")); | |
6639fd17 | 135 | |
df59fab4 | 136 | trace(((op->cap_type == PCI_CAP_NORMAL) ? "(cap %02x @%02x) " : "(ecap %04x @%03x) "), op->cap_id, addr); |
ace49a96 MM |
137 | } |
138 | addr += op->addr; | |
df59fab4 | 139 | trace("@%02x", addr); |
f34b0c7a MM |
140 | |
141 | /* We have already checked it when parsing, but addressing relative to capabilities can change the address. */ | |
142 | if (addr & (width-1)) | |
143 | die("%s: Unaligned access of width %d to register %04x", slot, width, addr); | |
144 | if (addr + width > 0x1000) | |
145 | die("%s: Access of width %d to register %04x out of range", slot, width, addr); | |
146 | ||
ace49a96 | 147 | if (op->num_values) |
b7351143 | 148 | { |
de7ef8bc | 149 | for (i=0; i<op->num_values; i++) |
b7351143 MM |
150 | { |
151 | if ((op->values[i].mask & max_values[width]) == max_values[width]) | |
152 | { | |
153 | x = op->values[i].value; | |
f34b0c7a | 154 | trace(formats[width], op->values[i].value); |
b7351143 MM |
155 | } |
156 | else | |
157 | { | |
158 | switch (width) | |
159 | { | |
160 | case 1: | |
161 | y = pci_read_byte(dev, addr); | |
162 | break; | |
163 | case 2: | |
164 | y = pci_read_word(dev, addr); | |
165 | break; | |
166 | default: | |
167 | y = pci_read_long(dev, addr); | |
168 | break; | |
169 | } | |
170 | x = (y & ~op->values[i].mask) | op->values[i].value; | |
f34b0c7a | 171 | trace(mask_formats[width], y, op->values[i].value, op->values[i].mask, x); |
b7351143 MM |
172 | } |
173 | if (!demo_mode) | |
174 | { | |
175 | switch (width) | |
176 | { | |
177 | case 1: | |
178 | pci_write_byte(dev, addr, x); | |
179 | break; | |
180 | case 2: | |
181 | pci_write_word(dev, addr, x); | |
182 | break; | |
183 | default: | |
184 | pci_write_long(dev, addr, x); | |
185 | break; | |
186 | } | |
187 | } | |
188 | addr += width; | |
189 | } | |
f34b0c7a | 190 | trace("\n"); |
b7351143 | 191 | } |
e4842ff3 MM |
192 | else |
193 | { | |
f34b0c7a | 194 | trace(" = "); |
b251f40b | 195 | switch (width) |
b2c9b373 | 196 | { |
b251f40b MM |
197 | case 1: |
198 | x = pci_read_byte(dev, addr); | |
199 | break; | |
200 | case 2: | |
201 | x = pci_read_word(dev, addr); | |
202 | break; | |
203 | default: | |
204 | x = pci_read_long(dev, addr); | |
205 | break; | |
b2c9b373 | 206 | } |
f34b0c7a | 207 | printf(formats[width]+1, x); |
b7351143 | 208 | putchar('\n'); |
e4842ff3 MM |
209 | } |
210 | } | |
211 | ||
212 | static void | |
203854cc | 213 | execute(void) |
e4842ff3 | 214 | { |
203854cc MM |
215 | struct group *group; |
216 | int group_cnt = 0; | |
e4842ff3 | 217 | |
203854cc | 218 | for (group = first_group; group; group = group->next) |
e4842ff3 | 219 | { |
203854cc MM |
220 | struct pci_dev **vec = select_devices(group); |
221 | struct pci_dev *dev; | |
222 | unsigned int i; | |
223 | ||
224 | group_cnt++; | |
225 | if (!vec[0] && !force) | |
226 | fprintf(stderr, "setpci: Warning: No devices selected for operation group %d.\n", group_cnt); | |
227 | ||
228 | for (i = 0; dev = vec[i]; i++) | |
229 | { | |
230 | struct op *op; | |
231 | for (op = group->first_op; op; op = op->next) | |
232 | exec_op(op, dev); | |
233 | } | |
234 | ||
235 | free(vec); | |
e4842ff3 MM |
236 | } |
237 | } | |
238 | ||
b2c9b373 | 239 | static void |
203854cc | 240 | scan_ops(void) |
b2c9b373 | 241 | { |
203854cc MM |
242 | struct group *group; |
243 | struct op *op; | |
244 | ||
245 | for (group = first_group; group; group = group->next) | |
246 | for (op = group->first_op; op; op = op->next) | |
247 | { | |
248 | if (op->num_values && !demo_mode) | |
249 | pacc->writeable = 1; | |
250 | if (!matches_single_device(group) || !allow_raw_access) | |
251 | need_bus_scan = 1; | |
252 | } | |
b2c9b373 MM |
253 | } |
254 | ||
255 | struct reg_name { | |
ace49a96 | 256 | unsigned int cap; |
3fe8a38d MM |
257 | unsigned int offset; |
258 | unsigned int width; | |
b7351143 | 259 | const char *name; |
b2c9b373 MM |
260 | }; |
261 | ||
b7351143 | 262 | static const struct reg_name pci_reg_names[] = { |
ace49a96 MM |
263 | { 0, 0x00, 2, "VENDOR_ID" }, |
264 | { 0, 0x02, 2, "DEVICE_ID" }, | |
265 | { 0, 0x04, 2, "COMMAND" }, | |
266 | { 0, 0x06, 2, "STATUS" }, | |
267 | { 0, 0x08, 1, "REVISION" }, | |
268 | { 0, 0x09, 1, "CLASS_PROG" }, | |
269 | { 0, 0x0a, 2, "CLASS_DEVICE" }, | |
270 | { 0, 0x0c, 1, "CACHE_LINE_SIZE" }, | |
271 | { 0, 0x0d, 1, "LATENCY_TIMER" }, | |
272 | { 0, 0x0e, 1, "HEADER_TYPE" }, | |
273 | { 0, 0x0f, 1, "BIST" }, | |
274 | { 0, 0x10, 4, "BASE_ADDRESS_0" }, | |
275 | { 0, 0x14, 4, "BASE_ADDRESS_1" }, | |
276 | { 0, 0x18, 4, "BASE_ADDRESS_2" }, | |
277 | { 0, 0x1c, 4, "BASE_ADDRESS_3" }, | |
278 | { 0, 0x20, 4, "BASE_ADDRESS_4" }, | |
279 | { 0, 0x24, 4, "BASE_ADDRESS_5" }, | |
280 | { 0, 0x28, 4, "CARDBUS_CIS" }, | |
1efd2d4d | 281 | { 0, 0x2c, 2, "SUBSYSTEM_VENDOR_ID" }, |
ace49a96 MM |
282 | { 0, 0x2e, 2, "SUBSYSTEM_ID" }, |
283 | { 0, 0x30, 4, "ROM_ADDRESS" }, | |
13b49131 | 284 | { 0, 0x34, 1, "CAPABILITIES" }, |
ace49a96 MM |
285 | { 0, 0x3c, 1, "INTERRUPT_LINE" }, |
286 | { 0, 0x3d, 1, "INTERRUPT_PIN" }, | |
287 | { 0, 0x3e, 1, "MIN_GNT" }, | |
288 | { 0, 0x3f, 1, "MAX_LAT" }, | |
289 | { 0, 0x18, 1, "PRIMARY_BUS" }, | |
290 | { 0, 0x19, 1, "SECONDARY_BUS" }, | |
291 | { 0, 0x1a, 1, "SUBORDINATE_BUS" }, | |
292 | { 0, 0x1b, 1, "SEC_LATENCY_TIMER" }, | |
293 | { 0, 0x1c, 1, "IO_BASE" }, | |
294 | { 0, 0x1d, 1, "IO_LIMIT" }, | |
295 | { 0, 0x1e, 2, "SEC_STATUS" }, | |
296 | { 0, 0x20, 2, "MEMORY_BASE" }, | |
297 | { 0, 0x22, 2, "MEMORY_LIMIT" }, | |
298 | { 0, 0x24, 2, "PREF_MEMORY_BASE" }, | |
299 | { 0, 0x26, 2, "PREF_MEMORY_LIMIT" }, | |
300 | { 0, 0x28, 4, "PREF_BASE_UPPER32" }, | |
301 | { 0, 0x2c, 4, "PREF_LIMIT_UPPER32" }, | |
302 | { 0, 0x30, 2, "IO_BASE_UPPER16" }, | |
303 | { 0, 0x32, 2, "IO_LIMIT_UPPER16" }, | |
304 | { 0, 0x38, 4, "BRIDGE_ROM_ADDRESS" }, | |
305 | { 0, 0x3e, 2, "BRIDGE_CONTROL" }, | |
306 | { 0, 0x10, 4, "CB_CARDBUS_BASE" }, | |
307 | { 0, 0x14, 2, "CB_CAPABILITIES" }, | |
308 | { 0, 0x16, 2, "CB_SEC_STATUS" }, | |
309 | { 0, 0x18, 1, "CB_BUS_NUMBER" }, | |
310 | { 0, 0x19, 1, "CB_CARDBUS_NUMBER" }, | |
311 | { 0, 0x1a, 1, "CB_SUBORDINATE_BUS" }, | |
312 | { 0, 0x1b, 1, "CB_CARDBUS_LATENCY" }, | |
313 | { 0, 0x1c, 4, "CB_MEMORY_BASE_0" }, | |
314 | { 0, 0x20, 4, "CB_MEMORY_LIMIT_0" }, | |
315 | { 0, 0x24, 4, "CB_MEMORY_BASE_1" }, | |
316 | { 0, 0x28, 4, "CB_MEMORY_LIMIT_1" }, | |
317 | { 0, 0x2c, 2, "CB_IO_BASE_0" }, | |
318 | { 0, 0x2e, 2, "CB_IO_BASE_0_HI" }, | |
319 | { 0, 0x30, 2, "CB_IO_LIMIT_0" }, | |
320 | { 0, 0x32, 2, "CB_IO_LIMIT_0_HI" }, | |
321 | { 0, 0x34, 2, "CB_IO_BASE_1" }, | |
322 | { 0, 0x36, 2, "CB_IO_BASE_1_HI" }, | |
323 | { 0, 0x38, 2, "CB_IO_LIMIT_1" }, | |
324 | { 0, 0x3a, 2, "CB_IO_LIMIT_1_HI" }, | |
325 | { 0, 0x40, 2, "CB_SUBSYSTEM_VENDOR_ID" }, | |
326 | { 0, 0x42, 2, "CB_SUBSYSTEM_ID" }, | |
327 | { 0, 0x44, 4, "CB_LEGACY_MODE_BASE" }, | |
328 | { 0x10001, 0, 0, "CAP_PM" }, | |
329 | { 0x10002, 0, 0, "CAP_AGP" }, | |
330 | { 0x10003, 0, 0, "CAP_VPD" }, | |
331 | { 0x10004, 0, 0, "CAP_SLOTID" }, | |
332 | { 0x10005, 0, 0, "CAP_MSI" }, | |
333 | { 0x10006, 0, 0, "CAP_CHSWP" }, | |
334 | { 0x10007, 0, 0, "CAP_PCIX" }, | |
335 | { 0x10008, 0, 0, "CAP_HT" }, | |
336 | { 0x10009, 0, 0, "CAP_VNDR" }, | |
337 | { 0x1000a, 0, 0, "CAP_DBG" }, | |
338 | { 0x1000b, 0, 0, "CAP_CCRC" }, | |
339 | { 0x1000c, 0, 0, "CAP_HOTPLUG" }, | |
340 | { 0x1000d, 0, 0, "CAP_SSVID" }, | |
341 | { 0x1000e, 0, 0, "CAP_AGP3" }, | |
342 | { 0x1000f, 0, 0, "CAP_SECURE" }, | |
343 | { 0x10010, 0, 0, "CAP_EXP" }, | |
344 | { 0x10011, 0, 0, "CAP_MSIX" }, | |
345 | { 0x10012, 0, 0, "CAP_SATA" }, | |
346 | { 0x10013, 0, 0, "CAP_AF" }, | |
195e7171 | 347 | { 0x10014, 0, 0, "CAP_EA" }, |
ace49a96 MM |
348 | { 0x20001, 0, 0, "ECAP_AER" }, |
349 | { 0x20002, 0, 0, "ECAP_VC" }, | |
350 | { 0x20003, 0, 0, "ECAP_DSN" }, | |
351 | { 0x20004, 0, 0, "ECAP_PB" }, | |
352 | { 0x20005, 0, 0, "ECAP_RCLINK" }, | |
353 | { 0x20006, 0, 0, "ECAP_RCILINK" }, | |
e12bd01e | 354 | { 0x20007, 0, 0, "ECAP_RCEC" }, |
ace49a96 | 355 | { 0x20008, 0, 0, "ECAP_MFVC" }, |
195e7171 | 356 | { 0x20009, 0, 0, "ECAP_VC2" }, |
ace49a96 MM |
357 | { 0x2000a, 0, 0, "ECAP_RBCB" }, |
358 | { 0x2000b, 0, 0, "ECAP_VNDR" }, | |
359 | { 0x2000d, 0, 0, "ECAP_ACS" }, | |
360 | { 0x2000e, 0, 0, "ECAP_ARI" }, | |
361 | { 0x2000f, 0, 0, "ECAP_ATS" }, | |
362 | { 0x20010, 0, 0, "ECAP_SRIOV" }, | |
195e7171 BH |
363 | { 0x20011, 0, 0, "ECAP_MRIOV" }, |
364 | { 0x20012, 0, 0, "ECAP_MCAST" }, | |
365 | { 0x20013, 0, 0, "ECAP_PRI" }, | |
366 | { 0x20015, 0, 0, "ECAP_REBAR" }, | |
367 | { 0x20016, 0, 0, "ECAP_DPA" }, | |
368 | { 0x20017, 0, 0, "ECAP_TPH" }, | |
369 | { 0x20018, 0, 0, "ECAP_LTR" }, | |
370 | { 0x20019, 0, 0, "ECAP_SECPCI" }, | |
371 | { 0x2001a, 0, 0, "ECAP_PMUX" }, | |
372 | { 0x2001b, 0, 0, "ECAP_PASID" }, | |
373 | { 0x2001c, 0, 0, "ECAP_LNR" }, | |
de91b6f2 | 374 | { 0x2001d, 0, 0, "ECAP_DPC" }, |
195e7171 BH |
375 | { 0x2001e, 0, 0, "ECAP_L1PM" }, |
376 | { 0x2001f, 0, 0, "ECAP_PTM" }, | |
377 | { 0x20020, 0, 0, "ECAP_M_PCIE" }, | |
378 | { 0x20021, 0, 0, "ECAP_FRS" }, | |
379 | { 0x20022, 0, 0, "ECAP_RTR" }, | |
380 | { 0x20023, 0, 0, "ECAP_DVSEC" }, | |
381 | { 0x20024, 0, 0, "ECAP_VF_REBAR" }, | |
382 | { 0x20025, 0, 0, "ECAP_DLNK" }, | |
383 | { 0x20026, 0, 0, "ECAP_16GT" }, | |
384 | { 0x20027, 0, 0, "ECAP_LMR" }, | |
385 | { 0x20028, 0, 0, "ECAP_HIER_ID" }, | |
386 | { 0x20029, 0, 0, "ECAP_NPEM" }, | |
ace49a96 | 387 | { 0, 0, 0, NULL } |
b2c9b373 MM |
388 | }; |
389 | ||
a82ca638 MM |
390 | static void |
391 | dump_registers(void) | |
392 | { | |
393 | const struct reg_name *r; | |
394 | ||
395 | printf("cap pos w name\n"); | |
396 | for (r = pci_reg_names; r->name; r++) | |
397 | { | |
398 | if (r->cap >= 0x20000) | |
399 | printf("%04x", r->cap - 0x20000); | |
400 | else if (r->cap) | |
401 | printf(" %02x", r->cap - 0x10000); | |
402 | else | |
403 | printf(" "); | |
404 | printf(" %02x %c %s\n", r->offset, "-BW?L"[r->width], r->name); | |
405 | } | |
406 | } | |
407 | ||
fa8deaa6 MM |
408 | static void NONRET |
409 | usage(void) | |
e4842ff3 MM |
410 | { |
411 | fprintf(stderr, | |
6add52f5 | 412 | "Usage: setpci [<options>] (<device>+ <reg>[=<values>]*)*\n" |
1b99a704 MM |
413 | "\n" |
414 | "General options:\n" | |
6add52f5 MM |
415 | "-f\t\tDon't complain if there's nothing to do\n" |
416 | "-v\t\tBe verbose\n" | |
417 | "-D\t\tList changes, don't commit them\n" | |
203854cc | 418 | "-r\t\tUse raw access without bus scan if possible\n" |
a82ca638 | 419 | "--dumpregs\tDump all known register names and exit\n" |
1b99a704 MM |
420 | "\n" |
421 | "PCI access options:\n" | |
727ce158 | 422 | GENERIC_HELP |
1b99a704 MM |
423 | "\n" |
424 | "Setting commands:\n" | |
84c8d1bb | 425 | "<device>:\t-s [[[<domain>]:][<bus>]:][<slot>][.[<func>]]\n" |
ace49a96 | 426 | "\t\t-d [<vendor>]:[<device>]\n" |
6639fd17 | 427 | "<reg>:\t\t<base>[+<offset>][.(B|W|L)][@<number>]\n" |
ace49a96 MM |
428 | "<base>:\t\t<address>\n" |
429 | "\t\t<named-register>\n" | |
430 | "\t\t[E]CAP_<capability-name>\n" | |
431 | "\t\t[E]CAP<capability-number>\n" | |
b7351143 MM |
432 | "<values>:\t<value>[,<value>...]\n" |
433 | "<value>:\t<hex>\n" | |
ace49a96 | 434 | "\t\t<hex>:<mask>\n"); |
fa8deaa6 MM |
435 | exit(0); |
436 | } | |
437 | ||
438 | static void NONRET PCI_PRINTF(1,2) | |
439 | parse_err(const char *msg, ...) | |
440 | { | |
441 | va_list args; | |
442 | va_start(args, msg); | |
443 | fprintf(stderr, "setpci: "); | |
444 | vfprintf(stderr, msg, args); | |
445 | fprintf(stderr, ".\nTry `setpci --help' for more information.\n"); | |
e4842ff3 MM |
446 | exit(1); |
447 | } | |
448 | ||
7b08ebab MM |
449 | static int |
450 | parse_options(int argc, char **argv) | |
e4842ff3 | 451 | { |
fa8deaa6 | 452 | const char opts[] = GENERIC_OPTIONS; |
7b08ebab | 453 | int i=1; |
e4842ff3 | 454 | |
fa8deaa6 | 455 | if (argc == 2) |
a82ca638 | 456 | { |
fa8deaa6 MM |
457 | if (!strcmp(argv[1], "--help")) |
458 | usage(); | |
459 | if (!strcmp(argv[1], "--version")) | |
1c7f2b08 MM |
460 | { |
461 | puts("setpci version " PCIUTILS_VERSION); | |
462 | exit(0); | |
463 | } | |
fa8deaa6 | 464 | if (!strcmp(argv[1], "--dumpregs")) |
1c7f2b08 MM |
465 | { |
466 | dump_registers(); | |
467 | exit(0); | |
468 | } | |
a82ca638 | 469 | } |
727ce158 | 470 | |
7b08ebab | 471 | while (i < argc && argv[i][0] == '-') |
e4842ff3 | 472 | { |
b69fad0d | 473 | char *c = argv[i++] + 1; |
e4842ff3 | 474 | char *d = c; |
727ce158 | 475 | char *e; |
e4842ff3 MM |
476 | while (*c) |
477 | switch (*c) | |
478 | { | |
7b08ebab MM |
479 | case 0: |
480 | break; | |
e4842ff3 MM |
481 | case 'v': |
482 | verbose++; | |
483 | c++; | |
484 | break; | |
485 | case 'f': | |
486 | force++; | |
487 | c++; | |
488 | break; | |
b2c9b373 MM |
489 | case 'D': |
490 | demo_mode++; | |
491 | c++; | |
492 | break; | |
203854cc MM |
493 | case 'r': |
494 | allow_raw_access++; | |
495 | c++; | |
496 | break; | |
e4842ff3 | 497 | default: |
727ce158 MM |
498 | if (e = strchr(opts, *c)) |
499 | { | |
500 | char *arg; | |
501 | c++; | |
502 | if (e[1] == ':') | |
503 | { | |
504 | if (*c) | |
505 | arg = c; | |
b69fad0d MM |
506 | else if (i < argc) |
507 | arg = argv[i++]; | |
727ce158 | 508 | else |
fa8deaa6 | 509 | parse_err("Option -%c requires an argument", *e); |
727ce158 MM |
510 | c = ""; |
511 | } | |
512 | else | |
513 | arg = NULL; | |
514 | if (!parse_generic_option(*e, pacc, arg)) | |
fa8deaa6 | 515 | parse_err("Unable to parse option -%c", *e); |
727ce158 MM |
516 | } |
517 | else | |
518 | { | |
519 | if (c != d) | |
fa8deaa6 | 520 | parse_err("Invalid or misplaced option -%c", *c); |
b69fad0d | 521 | return i-1; |
727ce158 | 522 | } |
e4842ff3 | 523 | } |
e4842ff3 | 524 | } |
e4842ff3 | 525 | |
7b08ebab MM |
526 | return i; |
527 | } | |
e4842ff3 | 528 | |
203854cc | 529 | static int parse_filter(int argc, char **argv, int i, struct group *group) |
b69fad0d MM |
530 | { |
531 | char *c = argv[i++]; | |
532 | char *d; | |
533 | ||
534 | if (!c[1] || !strchr("sd", c[1])) | |
fa8deaa6 | 535 | parse_err("Invalid option -%c", c[1]); |
b69fad0d MM |
536 | if (c[2]) |
537 | d = (c[2] == '=') ? c+3 : c+2; | |
538 | else if (i < argc) | |
539 | d = argv[i++]; | |
540 | else | |
fa8deaa6 | 541 | parse_err("Option -%c requires an argument", c[1]); |
b69fad0d MM |
542 | switch (c[1]) |
543 | { | |
544 | case 's': | |
203854cc | 545 | if (d = pci_filter_parse_slot(&group->filter, d)) |
fa8deaa6 | 546 | parse_err("Unable to parse filter -s %s", d); |
b69fad0d MM |
547 | break; |
548 | case 'd': | |
203854cc | 549 | if (d = pci_filter_parse_id(&group->filter, d)) |
fa8deaa6 | 550 | parse_err("Unable to parse filter -d %s", d); |
b69fad0d MM |
551 | break; |
552 | default: | |
fa8deaa6 | 553 | parse_err("Unknown filter option -%c", c[1]); |
b69fad0d MM |
554 | } |
555 | ||
556 | return i; | |
557 | } | |
558 | ||
ace49a96 MM |
559 | static const struct reg_name *parse_reg_name(char *name) |
560 | { | |
561 | const struct reg_name *r; | |
562 | ||
563 | for (r = pci_reg_names; r->name; r++) | |
564 | if (!strcasecmp(r->name, name)) | |
565 | return r; | |
566 | return NULL; | |
567 | } | |
568 | ||
569 | static int parse_x32(char *c, char **stopp, unsigned int *resp) | |
570 | { | |
571 | char *stop; | |
e2864327 | 572 | unsigned long int l; |
ace49a96 MM |
573 | |
574 | if (!*c) | |
575 | return -1; | |
576 | errno = 0; | |
e2864327 | 577 | l = strtoul(c, &stop, 16); |
ace49a96 MM |
578 | if (errno) |
579 | return -1; | |
580 | if ((l & ~0U) != l) | |
581 | return -1; | |
582 | *resp = l; | |
583 | if (*stop) | |
584 | { | |
585 | if (stopp) | |
586 | *stopp = stop; | |
587 | return 0; | |
588 | } | |
589 | else | |
607fd241 MM |
590 | { |
591 | if (stopp) | |
592 | *stopp = NULL; | |
593 | return 1; | |
594 | } | |
ace49a96 MM |
595 | } |
596 | ||
597 | static void parse_register(struct op *op, char *base) | |
598 | { | |
599 | const struct reg_name *r; | |
27d4e0fb | 600 | unsigned int cap; |
ace49a96 | 601 | |
27d4e0fb | 602 | op->cap_type = op->cap_id = 0; |
ace49a96 | 603 | if (parse_x32(base, NULL, &op->addr) > 0) |
27d4e0fb | 604 | return; |
ace49a96 MM |
605 | else if (r = parse_reg_name(base)) |
606 | { | |
27d4e0fb MM |
607 | switch (r->cap & 0xff0000) |
608 | { | |
609 | case 0x10000: | |
610 | op->cap_type = PCI_CAP_NORMAL; | |
611 | break; | |
612 | case 0x20000: | |
613 | op->cap_type = PCI_CAP_EXTENDED; | |
614 | break; | |
615 | } | |
616 | op->cap_id = r->cap & 0xffff; | |
ace49a96 MM |
617 | op->addr = r->offset; |
618 | if (r->width && !op->width) | |
619 | op->width = r->width; | |
620 | return; | |
621 | } | |
622 | else if (!strncasecmp(base, "CAP", 3)) | |
623 | { | |
27d4e0fb | 624 | if (parse_x32(base+3, NULL, &cap) > 0 && cap < 0x100) |
ace49a96 | 625 | { |
27d4e0fb MM |
626 | op->cap_type = PCI_CAP_NORMAL; |
627 | op->cap_id = cap; | |
ace49a96 MM |
628 | op->addr = 0; |
629 | return; | |
630 | } | |
631 | } | |
632 | else if (!strncasecmp(base, "ECAP", 4)) | |
633 | { | |
27d4e0fb | 634 | if (parse_x32(base+4, NULL, &cap) > 0 && cap < 0x1000) |
ace49a96 | 635 | { |
27d4e0fb MM |
636 | op->cap_type = PCI_CAP_EXTENDED; |
637 | op->cap_id = cap; | |
ace49a96 MM |
638 | op->addr = 0; |
639 | return; | |
640 | } | |
641 | } | |
fa8deaa6 | 642 | parse_err("Unknown register \"%s\"", base); |
ace49a96 MM |
643 | } |
644 | ||
203854cc | 645 | static void parse_op(char *c, struct group *group) |
b69fad0d | 646 | { |
6639fd17 | 647 | char *base, *offset, *width, *value, *number; |
ace49a96 | 648 | char *e, *f; |
b69fad0d MM |
649 | int n, j; |
650 | struct op *op; | |
ace49a96 MM |
651 | |
652 | /* Split the argument */ | |
653 | base = xstrdup(c); | |
654 | if (value = strchr(base, '=')) | |
655 | *value++ = 0; | |
6639fd17 DS |
656 | if (number = strchr(base, '@')) |
657 | *number++ = 0; | |
ace49a96 MM |
658 | if (width = strchr(base, '.')) |
659 | *width++ = 0; | |
660 | if (offset = strchr(base, '+')) | |
661 | *offset++ = 0; | |
b69fad0d MM |
662 | |
663 | /* Look for setting of values and count how many */ | |
b69fad0d | 664 | n = 0; |
ace49a96 | 665 | if (value) |
b69fad0d | 666 | { |
ace49a96 | 667 | if (!*value) |
fa8deaa6 | 668 | parse_err("Missing value"); |
b69fad0d | 669 | n++; |
ace49a96 | 670 | for (e=value; *e; e++) |
b69fad0d MM |
671 | if (*e == ',') |
672 | n++; | |
673 | } | |
674 | ||
675 | /* Allocate the operation */ | |
676 | op = xmalloc(sizeof(struct op) + n*sizeof(struct value)); | |
203854cc MM |
677 | memset(op, 0, sizeof(struct op)); |
678 | *group->last_op = op; | |
679 | group->last_op = &op->next; | |
b69fad0d MM |
680 | op->num_values = n; |
681 | ||
ace49a96 MM |
682 | /* What is the width suffix? */ |
683 | if (width) | |
b69fad0d | 684 | { |
ace49a96 | 685 | if (width[1]) |
fa8deaa6 | 686 | parse_err("Invalid width \"%s\"", width); |
ace49a96 | 687 | switch (*width & 0xdf) |
b69fad0d MM |
688 | { |
689 | case 'B': | |
690 | op->width = 1; break; | |
691 | case 'W': | |
692 | op->width = 2; break; | |
693 | case 'L': | |
694 | op->width = 4; break; | |
695 | default: | |
fa8deaa6 | 696 | parse_err("Invalid width \"%c\"", *width); |
b69fad0d MM |
697 | } |
698 | } | |
699 | else | |
ace49a96 MM |
700 | op->width = 0; |
701 | ||
6639fd17 DS |
702 | /* Check which n-th capability of the same id we want */ |
703 | if (number) | |
704 | { | |
705 | unsigned int num; | |
706 | if (parse_x32(number, NULL, &num) <= 0 || (int) num < 0) | |
707 | parse_err("Invalid number \"%s\"", number); | |
708 | op->number = num; | |
709 | ||
710 | } | |
711 | else | |
712 | op->number = 0; | |
713 | ||
ace49a96 MM |
714 | /* Find the register */ |
715 | parse_register(op, base); | |
716 | if (!op->width) | |
fa8deaa6 | 717 | parse_err("Missing width"); |
ace49a96 MM |
718 | |
719 | /* Add offset */ | |
720 | if (offset) | |
b69fad0d | 721 | { |
ace49a96 MM |
722 | unsigned int off; |
723 | if (parse_x32(offset, NULL, &off) <= 0 || off >= 0x1000) | |
fa8deaa6 | 724 | parse_err("Invalid offset \"%s\"", offset); |
ace49a96 | 725 | op->addr += off; |
b69fad0d | 726 | } |
ace49a96 MM |
727 | |
728 | /* Check range */ | |
729 | if (op->addr >= 0x1000 || op->addr + op->width*(n ? n : 1) > 0x1000) | |
fa8deaa6 | 730 | parse_err("Register number %02x out of range", op->addr); |
ace49a96 | 731 | if (op->addr & (op->width - 1)) |
fa8deaa6 | 732 | parse_err("Unaligned register address %02x", op->addr); |
ace49a96 MM |
733 | |
734 | /* Parse the values */ | |
b69fad0d MM |
735 | for (j=0; j<n; j++) |
736 | { | |
ace49a96 MM |
737 | unsigned int ll, lim; |
738 | e = strchr(value, ','); | |
b69fad0d MM |
739 | if (e) |
740 | *e++ = 0; | |
f6476d65 | 741 | if (parse_x32(value, &f, &ll) < 0 || f && *f != ':') |
fa8deaa6 | 742 | parse_err("Invalid value \"%s\"", value); |
b69fad0d | 743 | lim = max_values[op->width]; |
fcca0ba5 | 744 | if (ll > lim && ll < ~0U - lim) |
fa8deaa6 | 745 | parse_err("Value \"%s\" is out of range", value); |
b69fad0d | 746 | op->values[j].value = ll; |
f6476d65 | 747 | if (f && *f == ':') |
b69fad0d | 748 | { |
ace49a96 | 749 | if (parse_x32(f+1, NULL, &ll) <= 0) |
fa8deaa6 | 750 | parse_err("Invalid mask \"%s\"", f+1); |
fcca0ba5 | 751 | if (ll > lim && ll < ~0U - lim) |
fa8deaa6 | 752 | parse_err("Mask \"%s\" is out of range", f+1); |
b69fad0d MM |
753 | op->values[j].mask = ll; |
754 | op->values[j].value &= ll; | |
755 | } | |
756 | else | |
757 | op->values[j].mask = ~0U; | |
ace49a96 | 758 | value = e; |
b69fad0d | 759 | } |
203854cc MM |
760 | } |
761 | ||
762 | static struct group *new_group(void) | |
763 | { | |
764 | struct group *g = xmalloc(sizeof(*g)); | |
ace49a96 | 765 | |
203854cc MM |
766 | memset(g, 0, sizeof(*g)); |
767 | pci_filter_init(pacc, &g->filter); | |
768 | g->last_op = &g->first_op; | |
769 | ||
770 | *last_group = g; | |
771 | last_group = &g->next; | |
772 | return g; | |
b69fad0d MM |
773 | } |
774 | ||
7b08ebab MM |
775 | static void parse_ops(int argc, char **argv, int i) |
776 | { | |
203854cc | 777 | struct group *group = NULL; |
7b08ebab MM |
778 | |
779 | while (i < argc) | |
e4842ff3 | 780 | { |
b69fad0d | 781 | char *c = argv[i++]; |
e4842ff3 MM |
782 | |
783 | if (*c == '-') | |
784 | { | |
203854cc MM |
785 | if (!group || group->first_op) |
786 | group = new_group(); | |
787 | i = parse_filter(argc, argv, i-1, group); | |
e4842ff3 | 788 | } |
e4842ff3 MM |
789 | else |
790 | { | |
203854cc | 791 | if (!group) |
fa8deaa6 | 792 | parse_err("Filter specification expected"); |
203854cc | 793 | parse_op(c, group); |
e4842ff3 | 794 | } |
e4842ff3 | 795 | } |
203854cc | 796 | if (!group) |
fa8deaa6 | 797 | parse_err("No operation specified"); |
7b08ebab MM |
798 | } |
799 | ||
800 | int | |
801 | main(int argc, char **argv) | |
802 | { | |
803 | int i; | |
804 | ||
805 | pacc = pci_alloc(); | |
806 | pacc->error = die; | |
807 | i = parse_options(argc, argv); | |
808 | ||
809 | pci_init(pacc); | |
e4842ff3 | 810 | |
7b08ebab | 811 | parse_ops(argc, argv, i); |
203854cc MM |
812 | scan_ops(); |
813 | ||
814 | if (need_bus_scan) | |
815 | pci_scan_bus(pacc); | |
816 | ||
817 | execute(); | |
e4842ff3 MM |
818 | |
819 | return 0; | |
820 | } |