]> git.ipfire.org Git - thirdparty/pciutils.git/blob - ls-ecaps.c
lspci: Let the SR-IOV code dump 64-bit addresses even with 32-bit pciaddr_t.
[thirdparty/pciutils.git] / ls-ecaps.c
1 /*
2 * The PCI Utilities -- Show Extended Capabilities
3 *
4 * Copyright (c) 1997--2008 Martin Mares <mj@ucw.cz>
5 *
6 * Can be freely distributed and used under the terms of the GNU GPL.
7 */
8
9 #include <stdio.h>
10 #include <string.h>
11
12 #include "lspci.h"
13
14 static void
15 cap_dsn(struct device *d, int where)
16 {
17 u32 t1, t2;
18 if (!config_fetch(d, where + 4, 8))
19 return;
20 t1 = get_conf_long(d, where + 4);
21 t2 = get_conf_long(d, where + 8);
22 printf("Device Serial Number %02x-%02x-%02x-%02x-%02x-%02x-%02x-%02x\n",
23 t2 >> 24, (t2 >> 16) & 0xff, (t2 >> 8) & 0xff, t2 & 0xff,
24 t1 >> 24, (t1 >> 16) & 0xff, (t1 >> 8) & 0xff, t1 & 0xff);
25 }
26
27 static void
28 cap_aer(struct device *d, int where)
29 {
30 u32 l;
31
32 printf("Advanced Error Reporting\n");
33 if (verbose < 2)
34 return;
35
36 if (!config_fetch(d, where + PCI_ERR_UNCOR_STATUS, 24))
37 return;
38
39 l = get_conf_long(d, where + PCI_ERR_UNCOR_STATUS);
40 printf("\t\tUESta:\tDLP%c SDES%c TLP%c FCP%c CmpltTO%c CmpltAbrt%c UnxCmplt%c RxOF%c "
41 "MalfTLP%c ECRC%c UnsupReq%c ACSViol%c\n",
42 FLAG(l, PCI_ERR_UNC_DLP), FLAG(l, PCI_ERR_UNC_SDES), FLAG(l, PCI_ERR_UNC_POISON_TLP),
43 FLAG(l, PCI_ERR_UNC_FCP), FLAG(l, PCI_ERR_UNC_COMP_TIME), FLAG(l, PCI_ERR_UNC_COMP_ABORT),
44 FLAG(l, PCI_ERR_UNC_UNX_COMP), FLAG(l, PCI_ERR_UNC_RX_OVER), FLAG(l, PCI_ERR_UNC_MALF_TLP),
45 FLAG(l, PCI_ERR_UNC_ECRC), FLAG(l, PCI_ERR_UNC_UNSUP), FLAG(l, PCI_ERR_UNC_ACS_VIOL));
46 l = get_conf_long(d, where + PCI_ERR_UNCOR_MASK);
47 printf("\t\tUEMsk:\tDLP%c SDES%c TLP%c FCP%c CmpltTO%c CmpltAbrt%c UnxCmplt%c RxOF%c "
48 "MalfTLP%c ECRC%c UnsupReq%c ACSViol%c\n",
49 FLAG(l, PCI_ERR_UNC_DLP), FLAG(l, PCI_ERR_UNC_SDES), FLAG(l, PCI_ERR_UNC_POISON_TLP),
50 FLAG(l, PCI_ERR_UNC_FCP), FLAG(l, PCI_ERR_UNC_COMP_TIME), FLAG(l, PCI_ERR_UNC_COMP_ABORT),
51 FLAG(l, PCI_ERR_UNC_UNX_COMP), FLAG(l, PCI_ERR_UNC_RX_OVER), FLAG(l, PCI_ERR_UNC_MALF_TLP),
52 FLAG(l, PCI_ERR_UNC_ECRC), FLAG(l, PCI_ERR_UNC_UNSUP), FLAG(l, PCI_ERR_UNC_ACS_VIOL));
53 l = get_conf_long(d, where + PCI_ERR_UNCOR_SEVER);
54 printf("\t\tUESvrt:\tDLP%c SDES%c TLP%c FCP%c CmpltTO%c CmpltAbrt%c UnxCmplt%c RxOF%c "
55 "MalfTLP%c ECRC%c UnsupReq%c ACSViol%c\n",
56 FLAG(l, PCI_ERR_UNC_DLP), FLAG(l, PCI_ERR_UNC_SDES), FLAG(l, PCI_ERR_UNC_POISON_TLP),
57 FLAG(l, PCI_ERR_UNC_FCP), FLAG(l, PCI_ERR_UNC_COMP_TIME), FLAG(l, PCI_ERR_UNC_COMP_ABORT),
58 FLAG(l, PCI_ERR_UNC_UNX_COMP), FLAG(l, PCI_ERR_UNC_RX_OVER), FLAG(l, PCI_ERR_UNC_MALF_TLP),
59 FLAG(l, PCI_ERR_UNC_ECRC), FLAG(l, PCI_ERR_UNC_UNSUP), FLAG(l, PCI_ERR_UNC_ACS_VIOL));
60 l = get_conf_long(d, where + PCI_ERR_COR_STATUS);
61 printf("\t\tCESta:\tRxErr%c BadTLP%c BadDLLP%c Rollover%c Timeout%c NonFatalErr%c\n",
62 FLAG(l, PCI_ERR_COR_RCVR), FLAG(l, PCI_ERR_COR_BAD_TLP), FLAG(l, PCI_ERR_COR_BAD_DLLP),
63 FLAG(l, PCI_ERR_COR_REP_ROLL), FLAG(l, PCI_ERR_COR_REP_TIMER), FLAG(l, PCI_ERR_COR_REP_ANFE));
64 l = get_conf_long(d, where + PCI_ERR_COR_MASK);
65 printf("\t\tCEMsk:\tRxErr%c BadTLP%c BadDLLP%c Rollover%c Timeout%c NonFatalErr%c\n",
66 FLAG(l, PCI_ERR_COR_RCVR), FLAG(l, PCI_ERR_COR_BAD_TLP), FLAG(l, PCI_ERR_COR_BAD_DLLP),
67 FLAG(l, PCI_ERR_COR_REP_ROLL), FLAG(l, PCI_ERR_COR_REP_TIMER), FLAG(l, PCI_ERR_COR_REP_ANFE));
68 l = get_conf_long(d, where + PCI_ERR_CAP);
69 printf("\t\tAERCap:\tFirst Error Pointer: %02x, GenCap%c CGenEn%c ChkCap%c ChkEn%c\n",
70 PCI_ERR_CAP_FEP(l), FLAG(l, PCI_ERR_CAP_ECRC_GENC), FLAG(l, PCI_ERR_CAP_ECRC_GENE),
71 FLAG(l, PCI_ERR_CAP_ECRC_CHKC), FLAG(l, PCI_ERR_CAP_ECRC_CHKE));
72
73 }
74
75 static void
76 cap_acs(struct device *d, int where)
77 {
78 u16 w;
79
80 printf("Access Control Services\n");
81 if (verbose < 2)
82 return;
83
84 if (!config_fetch(d, where + PCI_ACS_CAP, 4))
85 return;
86
87 w = get_conf_word(d, where + PCI_ACS_CAP);
88 printf("\t\tACSCap:\tSrcValid%c TransBlk%c ReqRedir%c CmpltRedir%c UpstreamFwd%c EgressCtrl%c "
89 "DirectTrans%c\n",
90 FLAG(w, PCI_ACS_CAP_VALID), FLAG(w, PCI_ACS_CAP_BLOCK), FLAG(w, PCI_ACS_CAP_REQ_RED),
91 FLAG(w, PCI_ACS_CAP_CMPLT_RED), FLAG(w, PCI_ACS_CAP_FORWARD), FLAG(w, PCI_ACS_CAP_EGRESS),
92 FLAG(w, PCI_ACS_CAP_TRANS));
93 w = get_conf_word(d, where + PCI_ACS_CTRL);
94 printf("\t\tACSCtl:\tSrcValid%c TransBlk%c ReqRedir%c CmpltRedir%c UpstreamFwd%c EgressCtrl%c "
95 "DirectTrans%c\n",
96 FLAG(w, PCI_ACS_CTRL_VALID), FLAG(w, PCI_ACS_CTRL_BLOCK), FLAG(w, PCI_ACS_CTRL_REQ_RED),
97 FLAG(w, PCI_ACS_CTRL_CMPLT_RED), FLAG(w, PCI_ACS_CTRL_FORWARD), FLAG(w, PCI_ACS_CTRL_EGRESS),
98 FLAG(w, PCI_ACS_CTRL_TRANS));
99 }
100
101 static void
102 cap_ari(struct device *d, int where)
103 {
104 u16 w;
105
106 printf("Alternative Routing-ID Interpretation (ARI)\n");
107 if (verbose < 2)
108 return;
109
110 if (!config_fetch(d, where + PCI_ARI_CAP, 4))
111 return;
112
113 w = get_conf_word(d, where + PCI_ARI_CAP);
114 printf("\t\tARICap:\tMFVC%c ACS%c, Next Function: %d\n",
115 FLAG(w, PCI_ARI_CAP_MFVC), FLAG(w, PCI_ARI_CAP_ACS),
116 PCI_ARI_CAP_NFN(w));
117 w = get_conf_word(d, where + PCI_ARI_CTRL);
118 printf("\t\tARICtl:\tMFVC%c ACS%c, Function Group: %d\n",
119 FLAG(w, PCI_ARI_CTRL_MFVC), FLAG(w, PCI_ARI_CTRL_ACS),
120 PCI_ARI_CTRL_FG(w));
121 }
122
123 static void
124 cap_ats(struct device *d, int where)
125 {
126 u16 w;
127
128 printf("Address Translation Service (ATS)\n");
129 if (verbose < 2)
130 return;
131
132 if (!config_fetch(d, where + PCI_ATS_CAP, 4))
133 return;
134
135 w = get_conf_word(d, where + PCI_ATS_CAP);
136 printf("\t\tATSCap:\tInvalidate Queue Depth: %02x\n", PCI_ATS_CAP_IQD(w));
137 w = get_conf_word(d, where + PCI_ATS_CTRL);
138 printf("\t\tATSCtl:\tEnable%c, Smallest Translation Unit: %02x\n",
139 FLAG(w, PCI_ATS_CTRL_ENABLE), PCI_ATS_CTRL_STU(w));
140 }
141
142 static void
143 cap_sriov(struct device *d, int where)
144 {
145 u16 b;
146 u16 w;
147 u32 l;
148 int i;
149
150 printf("Single Root I/O Virtualization (SR-IOV)\n");
151 if (verbose < 2)
152 return;
153
154 if (!config_fetch(d, where + PCI_IOV_CAP, 0x3c))
155 return;
156
157 l = get_conf_long(d, where + PCI_IOV_CAP);
158 printf("\t\tIOVCap:\tMigration%c, Interrupt Message Number: %03x\n",
159 FLAG(l, PCI_IOV_CAP_VFM), PCI_IOV_CAP_IMN(l));
160 w = get_conf_word(d, where + PCI_IOV_CTRL);
161 printf("\t\tIOVCtl:\tEnable%c Migration%c Interrupt%c MSE%c ARIHierarchy%c\n",
162 FLAG(w, PCI_IOV_CTRL_VFE), FLAG(w, PCI_IOV_CTRL_VFME),
163 FLAG(w, PCI_IOV_CTRL_VFMIE), FLAG(w, PCI_IOV_CTRL_MSE),
164 FLAG(w, PCI_IOV_CTRL_ARI));
165 w = get_conf_word(d, where + PCI_IOV_STATUS);
166 printf("\t\tIOVSta:\tMigration%c\n", FLAG(w, PCI_IOV_STATUS_MS));
167 w = get_conf_word(d, where + PCI_IOV_INITIALVF);
168 printf("\t\tInitial VFs: %d, ", w);
169 w = get_conf_word(d, where + PCI_IOV_TOTALVF);
170 printf("Total VFs: %d, ", w);
171 w = get_conf_word(d, where + PCI_IOV_NUMVF);
172 printf("Number of VFs: %d, ", w);
173 b = get_conf_byte(d, where + PCI_IOV_FDL);
174 printf("Function Dependency Link: %02x\n", b);
175 w = get_conf_word(d, where + PCI_IOV_OFFSET);
176 printf("\t\tVF offset: %d, ", w);
177 w = get_conf_word(d, where + PCI_IOV_STRIDE);
178 printf("stride: %d, ", w);
179 w = get_conf_word(d, where + PCI_IOV_DID);
180 printf("Device ID: %04x\n", w);
181 l = get_conf_long(d, where + PCI_IOV_SUPPS);
182 printf("\t\tSupported Page Size: %08x, ", l);
183 l = get_conf_long(d, where + PCI_IOV_SYSPS);
184 printf("System Page Size: %08x\n", l);
185
186 for (i=0; i < PCI_IOV_NUM_BAR; i++)
187 {
188 u32 addr;
189 int type;
190 u32 h;
191 l = get_conf_long(d, where + PCI_IOV_BAR_BASE + 4*i);
192 if (l == 0xffffffff)
193 l = 0;
194 if (!l)
195 continue;
196 printf("\t\tRegion %d: Memory at ", i);
197 addr = l & PCI_ADDR_MEM_MASK;
198 type = l & PCI_BASE_ADDRESS_MEM_TYPE_MASK;
199 if (type == PCI_BASE_ADDRESS_MEM_TYPE_64)
200 {
201 i++;
202 h = get_conf_long(d, where + PCI_IOV_BAR_BASE + (i*4));
203 printf("%08x", h);
204 }
205 printf("%08x (%s-bit, %sprefetchable)\n",
206 addr,
207 (type == PCI_BASE_ADDRESS_MEM_TYPE_32) ? "32" : "64",
208 (l & PCI_BASE_ADDRESS_MEM_PREFETCH) ? "" : "non-");
209 }
210
211 l = get_conf_long(d, where + PCI_IOV_MSAO);
212 printf("\t\tVF Migration: offset: %08x, BIR: %x\n", PCI_IOV_MSA_OFFSET(l),
213 PCI_IOV_MSA_BIR(l));
214 }
215
216 void
217 show_ext_caps(struct device *d)
218 {
219 int where = 0x100;
220 char been_there[0x1000];
221 memset(been_there, 0, 0x1000);
222 do
223 {
224 u32 header;
225 int id;
226
227 if (!config_fetch(d, where, 4))
228 break;
229 header = get_conf_long(d, where);
230 if (!header)
231 break;
232 id = header & 0xffff;
233 printf("\tCapabilities: [%03x] ", where);
234 if (been_there[where]++)
235 {
236 printf("<chain looped>\n");
237 break;
238 }
239 switch (id)
240 {
241 case PCI_EXT_CAP_ID_AER:
242 cap_aer(d, where);
243 break;
244 case PCI_EXT_CAP_ID_VC:
245 printf("Virtual Channel <?>\n");
246 break;
247 case PCI_EXT_CAP_ID_DSN:
248 cap_dsn(d, where);
249 break;
250 case PCI_EXT_CAP_ID_PB:
251 printf("Power Budgeting <?>\n");
252 break;
253 case PCI_EXT_CAP_ID_RCLINK:
254 printf("Root Complex Link <?>\n");
255 break;
256 case PCI_EXT_CAP_ID_RCILINK:
257 printf("Root Complex Internal Link <?>\n");
258 break;
259 case PCI_EXT_CAP_ID_RCECOLL:
260 printf("Root Complex Event Collector <?>\n");
261 break;
262 case PCI_EXT_CAP_ID_MFVC:
263 printf("Multi-Function Virtual Channel <?>\n");
264 break;
265 case PCI_EXT_CAP_ID_RBCB:
266 printf("Root Bridge Control Block <?>\n");
267 break;
268 case PCI_EXT_CAP_ID_VNDR:
269 printf("Vendor Specific Information <?>\n");
270 break;
271 case PCI_EXT_CAP_ID_ACS:
272 cap_acs(d, where);
273 break;
274 case PCI_EXT_CAP_ID_ARI:
275 cap_ari(d, where);
276 break;
277 case PCI_EXT_CAP_ID_ATS:
278 cap_ats(d, where);
279 break;
280 case PCI_EXT_CAP_ID_SRIOV:
281 cap_sriov(d, where);
282 break;
283 default:
284 printf("#%02x\n", id);
285 break;
286 }
287 where = header >> 20;
288 } while (where);
289 }