git.ipfire.org Git - thirdparty/binutils-gdb.git/history

]> git.ipfire.org Git - thirdparty/binutils-gdb.git/history - include/opcode/riscv.h

projects / thirdparty / binutils-gdb.git / history

[thirdparty/binutils-gdb.git] / include / opcode / riscv.h

9 days ago	Kito Cheng	RISC-V: Support for unlabeled landing pad PLT generation	blob \| commitdiff \| raw
2025-05-16	dysun	RISC-V: Add zilsd & zclsd support	blob \| commitdiff \| raw \| diff to current
2025-05-09	Chao-ying Fu	RISC-V: Added vendor extensions, xmipscbop, xmipscmov...	blob \| commitdiff \| raw \| diff to current
2025-03-26	Jerry Zhang Jian	RISC-V: add Smrnmi 1.0 instruction support	blob \| commitdiff \| raw \| diff to current
2025-03-18	Jin Ma	RISC-V: Add extension XTheadVdot for T-Head VECTOR...	blob \| commitdiff \| raw \| diff to current
2025-01-17	Monk Chiang	RISC-V: Support CFI Zicfiss and Zicfilp instructions...	blob \| commitdiff \| raw \| diff to current
2025-01-17	Nelson Chu	RISC-V: Support ssctr/smctr extensions with version...	blob \| commitdiff \| raw \| diff to current
2025-01-06	Xiao Zeng	RISC-V: Eliminate redundant instruction macro	blob \| commitdiff \| raw \| diff to current
2025-01-01	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2024-11-22	Nelson Chu	RISC-V: Support SiFive extensions: xsfvqmaccdod, xsfvqm...	blob \| commitdiff \| raw \| diff to current
2024-11-20	Jiawei	RISC-V: Add Zcmt instructions and csr.	blob \| commitdiff \| raw \| diff to current
2024-09-03	Mary Bennett	RISC-V: Add support for XCVsimd extension in CV32E40P	blob \| commitdiff \| raw \| diff to current
2024-08-27	Jiawei	RISC-V: PR32036, Support Zcmp cm.mva01s and cm.mvsa01...	blob \| commitdiff \| raw \| diff to current
2024-08-06	Mary Bennett	RISC-V: Add support for XCvBitmanip extension in CV32E40P	blob \| commitdiff \| raw \| diff to current
2024-08-06	Xiao Zeng	RISC-V: Add support for Zcmop extension	blob \| commitdiff \| raw \| diff to current
2024-08-06	Xiao Zeng	RISC-V: Add support for Zimop extension	blob \| commitdiff \| raw \| diff to current
2024-06-28	Jiawei	RISC-V: Add Zabha extension CAS instructions.	blob \| commitdiff \| raw \| diff to current
2024-06-18	Hau Hsu	RISC-V: Add SiFive cease extension v1.0	blob \| commitdiff \| raw \| diff to current
2024-06-18	Gianluca Guida	RISC-V: Support Zacas extension.	blob \| commitdiff \| raw \| diff to current
2024-06-06	Xiao Zeng	RISC-V: Add support for Zvfbfwma extension	blob \| commitdiff \| raw \| diff to current
2024-06-06	Xiao Zeng	RISC-V: Add support for Zvfbfmin extension	blob \| commitdiff \| raw \| diff to current
2024-06-06	Xiao Zeng	RISC-V: Add support for Zfbfmin extension	blob \| commitdiff \| raw \| diff to current
2024-06-05	Mary Bennett	RISC-V: Add support for XCVmem extension in CV32E40P	blob \| commitdiff \| raw \| diff to current
2024-06-05	Mary Bennett	RISC-V: Add support for XCVbi extension in CV32E40P	blob \| commitdiff \| raw \| diff to current
2024-06-05	Mary Bennett	RISC-V: Add support for XCVelw extension in CV32E40P	blob \| commitdiff \| raw \| diff to current
2024-05-08	Nelson Chu	RISC-V: Support B, Zaamo and Zalrsc extensions.	blob \| commitdiff \| raw \| diff to current
2024-04-09	Jiawei	RISC-V: Support Zcmp push/pop instructions.	blob \| commitdiff \| raw \| diff to current
2024-03-08	Jiawei	RISC-V: Support Zabha extension.	blob \| commitdiff \| raw \| diff to current
2024-01-05	Jin Ma	RISC-V: T-HEAD: Fix wrong instruction encoding for...	blob \| commitdiff \| raw \| diff to current
2024-01-04	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2023-12-01	Nelson Chu	RISC-V: Add SiFive custom vector coprocessor interface...	blob \| commitdiff \| raw \| diff to current
2023-12-01	Christoph Müllner	RISC-V: Zv*: Add support for Zvkb ISA extension	blob \| commitdiff \| raw \| diff to current
2023-11-24	Jan Beulich	RISC-V: reduce redundancy in sign/zero extension macro...	blob \| commitdiff \| raw \| diff to current
2023-11-23	Jin Ma	RISC-V: Add sub-extension XTheadZvamo for T-Head VECTOR...	blob \| commitdiff \| raw \| diff to current
2023-11-23	Jin Ma	RISC-V: Add T-Head VECTOR vendor extension.	blob \| commitdiff \| raw \| diff to current
2023-11-07	Mary Bennett	RISC-V: Add support for XCValu extension in CV32E40P	blob \| commitdiff \| raw \| diff to current
2023-11-07	Mary Bennett	RISC-V: Add support for XCVmac extension in CV32E40P	blob \| commitdiff \| raw \| diff to current
2023-11-03	Jan Beulich	RISC-V: reduce redundancy in load/store macro insn...	blob \| commitdiff \| raw \| diff to current
2023-09-05	Jan Beulich	RISC-V: fold duplicate code in vector_macro()	blob \| commitdiff \| raw \| diff to current
2023-08-15	Tsukasa OI	RISC-V: Make "fli.h" available to 'Zvfh' + 'Zfa'	blob \| commitdiff \| raw \| diff to current
2023-08-15	Tsukasa OI	RISC-V: Add support for the 'Zihintntl' extension	blob \| commitdiff \| raw \| diff to current
2023-08-15	Jan Beulich	RISC-V: remove indirection from register tables	blob \| commitdiff \| raw \| diff to current
2023-08-02	Sam James	Revert "2.41 Release sources"	blob \| commitdiff \| raw \| diff to current
2023-08-02	Nick Clifton	2.41 Release sources binutils-2_41-release	blob \| commitdiff \| raw \| diff to current
2023-07-18	Jiawei	RISC-V: Supports Zcb extension.	blob \| commitdiff \| raw \| diff to current
2023-07-03	Christoph Müllner	RISC-V: Zvkh[a,b]: Remove individual instruction class	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvksh ISA extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvksed ISA extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvknh[a,b] ISA extensions	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvkned ISA extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvkg ISA extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Nathan Huckleberry	RISC-V: Add support for the Zvbc extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvbb ISA extension	blob \| commitdiff \| raw \| diff to current
2023-06-30	Christoph Müllner	RISC-V: Add support for the Zfa extension	blob \| commitdiff \| raw \| diff to current
2023-06-27	Philipp Tomsich	RISC-V: Support Zicond extension	blob \| commitdiff \| raw \| diff to current
2023-06-01	Jim Wilson	RISC-V: PR30449, Add lga assembler macro support.	blob \| commitdiff \| raw \| diff to current
2023-04-26	Philipp Tomsich	RISC-V: Support XVentanaCondOps extension	blob \| commitdiff \| raw \| diff to current
2023-01-01	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2022-11-17	Christoph Müllner	RISC-V: Add T-Head Int vendor extension	blob \| commitdiff \| raw \| diff to current
2022-11-17	Christoph Müllner	RISC-V: Add T-Head Fmv vendor extension	blob \| commitdiff \| raw \| diff to current
2022-10-14	Tsukasa OI	RISC-V: Move certain arrays to riscv-opc.c	blob \| commitdiff \| raw \| diff to current
2022-10-04	Tsukasa OI	RISC-V: Fix buffer overflow on print_insn_riscv	blob \| commitdiff \| raw \| diff to current
2022-10-04	Nelson Chu	RISC-V: Renamed INSN_CLASS for floating point in intege...	blob \| commitdiff \| raw \| diff to current
2022-10-04	Jan Beulich	RISC-V/gas: allow generating up to 176-bit instructions...	blob \| commitdiff \| raw \| diff to current
2022-09-23	Christoph Müllner	RISC-V: Add Zawrs ISA extension support	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head MemPair vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head MemIdx vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head FMemIdx vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head MAC vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head CondMov vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head Bitmanip vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add support for arbitrary immediate encoding...	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head SYNC vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head CMO vendor extension	blob \| commitdiff \| raw \| diff to current
2022-08-30	Tsukasa OI	RISC-V: Add 'Zmmul' extension in assembler.	blob \| commitdiff \| raw \| diff to current
2022-07-07	Tsukasa OI	RISC-V: Added Zfhmin and Zhinxmin.	blob \| commitdiff \| raw \| diff to current
2022-06-22	Nelson Chu	RISC-V: Use single h extension to control hypervisor...	blob \| commitdiff \| raw \| diff to current
2022-05-30	jiawei	RISC-V: Add zhinx extension supports.	blob \| commitdiff \| raw \| diff to current
2022-05-17	Nelson Chu	RISC-V: Added half-precision floating-point v1.0 instru...	blob \| commitdiff \| raw \| diff to current
2022-03-18	Tsukasa OI	RISC-V: Cache management instructions	blob \| commitdiff \| raw \| diff to current
2022-03-18	Tsukasa OI	RISC-V: Prefetch hint instructions and operand set	blob \| commitdiff \| raw \| diff to current
2022-01-02	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2021-12-16	Nelson Chu	RISC-V: Support svinval extension with frozen version...	blob \| commitdiff \| raw \| diff to current
2021-11-30	Nelson Chu	RISC-V: The vtype immediate with more than the defined...	blob \| commitdiff \| raw \| diff to current
2021-11-18	jiawei	RISC-V: Add instructions and operand set for z[fdq]inx	blob \| commitdiff \| raw \| diff to current
2021-11-17	Nelson Chu	RISC-V: Support rvv extension with released version...	blob \| commitdiff \| raw \| diff to current
2021-11-16	jiawei	RISC-V: Scalar crypto instructions and operand set.	blob \| commitdiff \| raw \| diff to current
2021-10-07	Philipp Tomsich	RISC-V: Add support for Zbs instructions	blob \| commitdiff \| raw \| diff to current
2021-08-30	Nelson Chu	RISC-V: PR27916, Support mapping symbols.	blob \| commitdiff \| raw \| diff to current
2021-03-16	Kuan-Lin Chen	RISC-V : Support bitmanip-0.93 ZBA/ZBB/ZBC instructions	blob \| commitdiff \| raw \| diff to current
2021-02-19	Nelson Chu	RISC-V: PR27158, fixed UJ/SB types and added CSS/CL...	blob \| commitdiff \| raw \| diff to current
2021-02-18	Nelson Chu	RISC-V: Add bfd/cpu-riscv.h to support all spec version...	blob \| commitdiff \| raw \| diff to current
2021-02-05	Nelson Chu	RISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM.	blob \| commitdiff \| raw \| diff to current
2021-02-04	Nelson Chu	RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instruct...	blob \| commitdiff \| raw \| diff to current
2021-01-15	Nelson Chu	RISC-V: Indent and GNU coding standards tidy, also...	blob \| commitdiff \| raw \| diff to current
2021-01-15	Nelson Chu	RISC-V: Comments tidy and improvement.	blob \| commitdiff \| raw \| diff to current
2021-01-07	Philipp Tomsich	RISC-V: Add pause hint instruction.	blob \| commitdiff \| raw \| diff to current
2021-01-07	Claire Xenia Wolf	RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instr...	blob \| commitdiff \| raw \| diff to current
2021-01-01	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2020-12-10	Nelson Chu	RISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.	blob \| commitdiff \| raw \| diff to current
next

A mirror of the official binutils-gdb repository

RSS Atom