]>
Commit | Line | Data |
---|---|---|
67431059 AF |
1 | /* |
2 | * Copyright 2004-2007 Freescale Semiconductor. | |
3 | * | |
4 | * See file CREDITS for list of people who contributed to this | |
5 | * project. | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License as | |
9 | * published by the Free Software Foundation; either version 2 of | |
10 | * the License, or (at your option) any later version. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License | |
18 | * along with this program; if not, write to the Free Software | |
19 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
20 | * MA 02111-1307 USA | |
21 | */ | |
22 | ||
23 | /* | |
24 | * mpc8568mds board configuration file | |
25 | */ | |
26 | #ifndef __CONFIG_H | |
27 | #define __CONFIG_H | |
28 | ||
29 | /* High Level Configuration Options */ | |
30 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
da9d4610 | 31 | #define CONFIG_E500 1 /* BOOKE e500 family */ |
67431059 AF |
32 | #define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48/68 */ |
33 | #define CONFIG_MPC8568 1 /* MPC8568 specific */ | |
34 | #define CONFIG_MPC8568MDS 1 /* MPC8568MDS board specific */ | |
35 | ||
1563f56e HW |
36 | #define CONFIG_PCI 1 /* Enable PCI/PCIE */ |
37 | #define CONFIG_PCI1 1 /* PCI controller */ | |
38 | #define CONFIG_PCIE1 1 /* PCIE controller */ | |
39 | #define CONFIG_FSL_PCI_INIT 1 /* use common fsl pci init code */ | |
8ff3de61 | 40 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ |
0151cbac | 41 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
53677ef1 | 42 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ |
b96c83d4 | 43 | #define CONFIG_QE /* Enable QE */ |
67431059 | 44 | #define CONFIG_ENV_OVERWRITE |
4d3521cc | 45 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ |
67431059 | 46 | |
67431059 AF |
47 | #ifndef __ASSEMBLY__ |
48 | extern unsigned long get_clock_freq(void); | |
49 | #endif /*Replace a call to get_clock_freq (after it is implemented)*/ | |
50 | #define CONFIG_SYS_CLK_FREQ 66000000 /*TODO: restore if wanting to read from BCSR: get_clock_freq()*/ /* sysclk for MPC85xx */ | |
51 | ||
52 | /* | |
53 | * These can be toggled for performance analysis, otherwise use default. | |
54 | */ | |
53677ef1 | 55 | #define CONFIG_L2_CACHE /* toggle L2 cache */ |
7a1ac419 | 56 | #define CONFIG_BTB /* toggle branch predition */ |
67431059 AF |
57 | |
58 | /* | |
59 | * Only possible on E500 Version 2 or newer cores. | |
60 | */ | |
61 | #define CONFIG_ENABLE_36BIT_PHYS 1 | |
62 | ||
63 | ||
64 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */ | |
65 | ||
6d0f6bcf JCPV |
66 | #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ |
67 | #define CONFIG_SYS_MEMTEST_END 0x00400000 | |
67431059 AF |
68 | |
69 | /* | |
70 | * Base addresses -- Note these are effective addresses where the | |
71 | * actual resources get mapped (not physical addresses) | |
72 | */ | |
6d0f6bcf JCPV |
73 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */ |
74 | #define CONFIG_SYS_CCSRBAR 0xe0000000 /* relocated CCSRBAR */ | |
75 | #define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR /* physical addr of CCSRBAR */ | |
76 | #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */ | |
67431059 | 77 | |
e6f5b35b JL |
78 | /* DDR Setup */ |
79 | #define CONFIG_FSL_DDR2 | |
80 | #undef CONFIG_FSL_DDR_INTERACTIVE | |
81 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/ | |
82 | #define CONFIG_DDR_SPD | |
83 | #define CONFIG_DDR_DLL /* possible DLL fix needed */ | |
9b0ad1b1 | 84 | #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */ |
e6f5b35b JL |
85 | |
86 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef | |
87 | ||
6d0f6bcf JCPV |
88 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ |
89 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
67431059 | 90 | |
e6f5b35b JL |
91 | #define CONFIG_NUM_DDR_CONTROLLERS 1 |
92 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
93 | #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR) | |
67431059 | 94 | |
e6f5b35b JL |
95 | /* I2C addresses of SPD EEPROMs */ |
96 | #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */ | |
97 | ||
98 | /* Make sure required options are set */ | |
67431059 AF |
99 | #ifndef CONFIG_SPD_EEPROM |
100 | #error ("CONFIG_SPD_EEPROM is required") | |
101 | #endif | |
102 | ||
103 | #undef CONFIG_CLOCKS_IN_MHZ | |
104 | ||
67431059 AF |
105 | /* |
106 | * Local Bus Definitions | |
107 | */ | |
108 | ||
109 | /* | |
110 | * FLASH on the Local Bus | |
111 | * Two banks, 8M each, using the CFI driver. | |
112 | * Boot from BR0/OR0 bank at 0xff00_0000 | |
113 | * Alternate BR1/OR1 bank at 0xff80_0000 | |
114 | * | |
115 | * BR0, BR1: | |
116 | * Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0 | |
117 | * Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0 | |
118 | * Port Size = 16 bits = BRx[19:20] = 10 | |
119 | * Use GPCM = BRx[24:26] = 000 | |
120 | * Valid = BRx[31] = 1 | |
121 | * | |
122 | * 0 4 8 12 16 20 24 28 | |
123 | * 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0 | |
124 | * 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1 | |
125 | * | |
126 | * OR0, OR1: | |
127 | * Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0 | |
128 | * Reserved ORx[17:18] = 11, confusion here? | |
129 | * CSNT = ORx[20] = 1 | |
130 | * ACS = half cycle delay = ORx[21:22] = 11 | |
131 | * SCY = 6 = ORx[24:27] = 0110 | |
132 | * TRLX = use relaxed timing = ORx[29] = 1 | |
133 | * EAD = use external address latch delay = OR[31] = 1 | |
134 | * | |
135 | * 0 4 8 12 16 20 24 28 | |
136 | * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx | |
137 | */ | |
6d0f6bcf | 138 | #define CONFIG_SYS_BCSR_BASE 0xf8000000 |
67431059 | 139 | |
6d0f6bcf | 140 | #define CONFIG_SYS_FLASH_BASE 0xfe000000 /* start of FLASH 32M */ |
67431059 AF |
141 | |
142 | /*Chip select 0 - Flash*/ | |
6d0f6bcf JCPV |
143 | #define CONFIG_SYS_BR0_PRELIM 0xfe001001 |
144 | #define CONFIG_SYS_OR0_PRELIM 0xfe006ff7 | |
67431059 AF |
145 | |
146 | /*Chip slelect 1 - BCSR*/ | |
6d0f6bcf JCPV |
147 | #define CONFIG_SYS_BR1_PRELIM 0xf8000801 |
148 | #define CONFIG_SYS_OR1_PRELIM 0xffffe9f7 | |
67431059 | 149 | |
6d0f6bcf JCPV |
150 | /*#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE} */ |
151 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ | |
152 | #define CONFIG_SYS_MAX_FLASH_SECT 512 /* sectors per device */ | |
153 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
154 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
155 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
67431059 | 156 | |
6d0f6bcf | 157 | #define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */ |
67431059 | 158 | |
00b1883a | 159 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf JCPV |
160 | #define CONFIG_SYS_FLASH_CFI |
161 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
67431059 AF |
162 | |
163 | ||
164 | /* | |
165 | * SDRAM on the LocalBus | |
166 | */ | |
6d0f6bcf JCPV |
167 | #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */ |
168 | #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ | |
67431059 AF |
169 | |
170 | ||
171 | /*Chip select 2 - SDRAM*/ | |
6d0f6bcf JCPV |
172 | #define CONFIG_SYS_BR2_PRELIM 0xf0001861 |
173 | #define CONFIG_SYS_OR2_PRELIM 0xfc006901 | |
67431059 | 174 | |
6d0f6bcf JCPV |
175 | #define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */ |
176 | #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */ | |
177 | #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */ | |
178 | #define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/ | |
67431059 | 179 | |
67431059 AF |
180 | /* |
181 | * Common settings for all Local Bus SDRAM commands. | |
182 | * At run time, either BSMA1516 (for CPU 1.1) | |
183 | * or BSMA1617 (for CPU 1.0) (old) | |
184 | * is OR'ed in too. | |
185 | */ | |
b0fe93ed KG |
186 | #define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \ |
187 | | LSDMR_PRETOACT7 \ | |
188 | | LSDMR_ACTTORW7 \ | |
189 | | LSDMR_BL8 \ | |
190 | | LSDMR_WRC4 \ | |
191 | | LSDMR_CL3 \ | |
192 | | LSDMR_RFEN \ | |
67431059 AF |
193 | ) |
194 | ||
195 | /* | |
196 | * The bcsr registers are connected to CS3 on MDS. | |
197 | * The new memory map places bcsr at 0xf8000000. | |
198 | * | |
199 | * For BR3, need: | |
200 | * Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0 | |
201 | * port-size = 8-bits = BR[19:20] = 01 | |
202 | * no parity checking = BR[21:22] = 00 | |
203 | * GPMC for MSEL = BR[24:26] = 000 | |
204 | * Valid = BR[31] = 1 | |
205 | * | |
206 | * 0 4 8 12 16 20 24 28 | |
207 | * 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801 | |
208 | * | |
209 | * For OR3, need: | |
210 | * 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0 | |
211 | * disable buffer ctrl OR[19] = 0 | |
212 | * CSNT OR[20] = 1 | |
213 | * ACS OR[21:22] = 11 | |
214 | * XACS OR[23] = 1 | |
215 | * SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe | |
216 | * SETA OR[28] = 0 | |
217 | * TRLX OR[29] = 1 | |
218 | * EHTR OR[30] = 1 | |
219 | * EAD extra time OR[31] = 1 | |
220 | * | |
221 | * 0 4 8 12 16 20 24 28 | |
222 | * 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7 | |
223 | */ | |
6d0f6bcf | 224 | #define CONFIG_SYS_BCSR (0xf8000000) |
67431059 AF |
225 | |
226 | /*Chip slelect 4 - PIB*/ | |
6d0f6bcf JCPV |
227 | #define CONFIG_SYS_BR4_PRELIM 0xf8008801 |
228 | #define CONFIG_SYS_OR4_PRELIM 0xffffe9f7 | |
67431059 AF |
229 | |
230 | /*Chip select 5 - PIB*/ | |
6d0f6bcf JCPV |
231 | #define CONFIG_SYS_BR5_PRELIM 0xf8010801 |
232 | #define CONFIG_SYS_OR5_PRELIM 0xffff69f7 | |
67431059 | 233 | |
6d0f6bcf JCPV |
234 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
235 | #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */ | |
236 | #define CONFIG_SYS_INIT_RAM_END 0x4000 /* End of used area in RAM */ | |
67431059 | 237 | |
6d0f6bcf JCPV |
238 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* num bytes initial data */ |
239 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
240 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
67431059 | 241 | |
6d0f6bcf JCPV |
242 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
243 | #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ | |
67431059 AF |
244 | |
245 | /* Serial Port */ | |
246 | #define CONFIG_CONS_INDEX 1 | |
247 | #undef CONFIG_SERIAL_SOFTWARE_FIFO | |
6d0f6bcf JCPV |
248 | #define CONFIG_SYS_NS16550 |
249 | #define CONFIG_SYS_NS16550_SERIAL | |
250 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
251 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
67431059 | 252 | |
6d0f6bcf | 253 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
67431059 AF |
254 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
255 | ||
6d0f6bcf JCPV |
256 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) |
257 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
67431059 AF |
258 | |
259 | /* Use the HUSH parser*/ | |
6d0f6bcf JCPV |
260 | #define CONFIG_SYS_HUSH_PARSER |
261 | #ifdef CONFIG_SYS_HUSH_PARSER | |
262 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
67431059 AF |
263 | #endif |
264 | ||
265 | /* pass open firmware flat tree */ | |
c480861b KG |
266 | #define CONFIG_OF_LIBFDT 1 |
267 | #define CONFIG_OF_BOARD_SETUP 1 | |
268 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 | |
67431059 AF |
269 | |
270 | /* | |
271 | * I2C | |
272 | */ | |
273 | #define CONFIG_FSL_I2C /* Use FSL common I2C driver */ | |
274 | #define CONFIG_HARD_I2C /* I2C with hardware support*/ | |
275 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
c59e4091 | 276 | #define CONFIG_I2C_MULTI_BUS |
6d0f6bcf JCPV |
277 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
278 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x52 | |
279 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
280 | #define CONFIG_SYS_I2C_NOPROBES {{0,0x69}} /* Don't probe these addrs */ | |
281 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
282 | #define CONFIG_SYS_I2C2_OFFSET 0x3100 | |
67431059 AF |
283 | |
284 | /* | |
285 | * General PCI | |
286 | * Memory Addresses are mapped 1-1. I/O is mapped from 0 | |
287 | */ | |
5af0fdd8 | 288 | #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000 |
10795f42 | 289 | #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000 |
5af0fdd8 | 290 | #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 |
6d0f6bcf | 291 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 292 | #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000 |
5f91ef6a | 293 | #define CONFIG_SYS_PCI1_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
294 | #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000 |
295 | #define CONFIG_SYS_PCI1_IO_SIZE 0x00800000 /* 8M */ | |
296 | ||
5af0fdd8 | 297 | #define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000 |
10795f42 | 298 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000 |
5af0fdd8 | 299 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000 |
6d0f6bcf | 300 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 301 | #define CONFIG_SYS_PCIE1_IO_VIRT 0xe2800000 |
5f91ef6a | 302 | #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
303 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xe2800000 |
304 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */ | |
305 | ||
5af0fdd8 | 306 | #define CONFIG_SYS_SRIO_MEM_VIRT 0xc0000000 |
10795f42 | 307 | #define CONFIG_SYS_SRIO_MEM_BUS 0xc0000000 |
a6e04c34 | 308 | #define CONFIG_SYS_SRIO_MEM_PHYS 0xc0000000 |
67431059 | 309 | |
da9d4610 AF |
310 | #ifdef CONFIG_QE |
311 | /* | |
312 | * QE UEC ethernet configuration | |
313 | */ | |
314 | #define CONFIG_UEC_ETH | |
315 | #ifndef CONFIG_TSEC_ENET | |
b96c83d4 | 316 | #define CONFIG_ETHPRIME "FSL UEC0" |
da9d4610 AF |
317 | #endif |
318 | #define CONFIG_PHY_MODE_NEED_CHANGE | |
319 | #define CONFIG_eTSEC_MDIO_BUS | |
320 | ||
321 | #ifdef CONFIG_eTSEC_MDIO_BUS | |
53677ef1 | 322 | #define CONFIG_MIIM_ADDRESS 0xE0024520 |
da9d4610 AF |
323 | #endif |
324 | ||
325 | #define CONFIG_UEC_ETH1 /* GETH1 */ | |
326 | ||
327 | #ifdef CONFIG_UEC_ETH1 | |
6d0f6bcf JCPV |
328 | #define CONFIG_SYS_UEC1_UCC_NUM 0 /* UCC1 */ |
329 | #define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE | |
330 | #define CONFIG_SYS_UEC1_TX_CLK QE_CLK16 | |
331 | #define CONFIG_SYS_UEC1_ETH_TYPE GIGA_ETH | |
332 | #define CONFIG_SYS_UEC1_PHY_ADDR 7 | |
582c55a0 HS |
333 | #define CONFIG_SYS_UEC1_INTERFACE_TYPE RGMII_ID |
334 | #define CONFIG_SYS_UEC1_INTERFACE_SPEED 1000 | |
da9d4610 AF |
335 | #endif |
336 | ||
337 | #define CONFIG_UEC_ETH2 /* GETH2 */ | |
338 | ||
339 | #ifdef CONFIG_UEC_ETH2 | |
6d0f6bcf JCPV |
340 | #define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */ |
341 | #define CONFIG_SYS_UEC2_RX_CLK QE_CLK_NONE | |
342 | #define CONFIG_SYS_UEC2_TX_CLK QE_CLK16 | |
343 | #define CONFIG_SYS_UEC2_ETH_TYPE GIGA_ETH | |
344 | #define CONFIG_SYS_UEC2_PHY_ADDR 1 | |
582c55a0 HS |
345 | #define CONFIG_SYS_UEC2_INTERFACE_TYPE RGMII_ID |
346 | #define CONFIG_SYS_UEC2_INTERFACE_SPEED 1000 | |
da9d4610 AF |
347 | #endif |
348 | #endif /* CONFIG_QE */ | |
349 | ||
f30ad49b HW |
350 | #if defined(CONFIG_PCI) |
351 | ||
352 | #define CONFIG_NET_MULTI | |
53677ef1 | 353 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
f30ad49b | 354 | |
67431059 AF |
355 | #undef CONFIG_EEPRO100 |
356 | #undef CONFIG_TULIP | |
357 | ||
358 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 359 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */ |
67431059 AF |
360 | |
361 | #endif /* CONFIG_PCI */ | |
362 | ||
67431059 | 363 | #ifndef CONFIG_NET_MULTI |
53677ef1 | 364 | #define CONFIG_NET_MULTI 1 |
67431059 AF |
365 | #endif |
366 | ||
da9d4610 AF |
367 | #if defined(CONFIG_TSEC_ENET) |
368 | ||
67431059 | 369 | #define CONFIG_MII 1 /* MII PHY management */ |
255a3577 KP |
370 | #define CONFIG_TSEC1 1 |
371 | #define CONFIG_TSEC1_NAME "eTSEC0" | |
372 | #define CONFIG_TSEC2 1 | |
373 | #define CONFIG_TSEC2_NAME "eTSEC1" | |
67431059 AF |
374 | |
375 | #define TSEC1_PHY_ADDR 2 | |
376 | #define TSEC2_PHY_ADDR 3 | |
377 | ||
378 | #define TSEC1_PHYIDX 0 | |
379 | #define TSEC2_PHYIDX 0 | |
380 | ||
3a79013e AF |
381 | #define TSEC1_FLAGS TSEC_GIGABIT |
382 | #define TSEC2_FLAGS TSEC_GIGABIT | |
383 | ||
b96c83d4 | 384 | /* Options are: eTSEC[0-1] */ |
67431059 AF |
385 | #define CONFIG_ETHPRIME "eTSEC0" |
386 | ||
387 | #endif /* CONFIG_TSEC_ENET */ | |
388 | ||
389 | /* | |
390 | * Environment | |
391 | */ | |
5a1aceb0 | 392 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 393 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000) |
0e8d1586 JCPV |
394 | #define CONFIG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */ |
395 | #define CONFIG_ENV_SIZE 0x2000 | |
67431059 AF |
396 | |
397 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 398 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
67431059 | 399 | |
2835e518 | 400 | |
079a136c JL |
401 | /* |
402 | * BOOTP options | |
403 | */ | |
404 | #define CONFIG_BOOTP_BOOTFILESIZE | |
405 | #define CONFIG_BOOTP_BOOTPATH | |
406 | #define CONFIG_BOOTP_GATEWAY | |
407 | #define CONFIG_BOOTP_HOSTNAME | |
408 | ||
409 | ||
2835e518 JL |
410 | /* |
411 | * Command line configuration. | |
412 | */ | |
413 | #include <config_cmd_default.h> | |
414 | ||
415 | #define CONFIG_CMD_PING | |
416 | #define CONFIG_CMD_I2C | |
417 | #define CONFIG_CMD_MII | |
82ac8c97 | 418 | #define CONFIG_CMD_ELF |
1c9aa76b KG |
419 | #define CONFIG_CMD_IRQ |
420 | #define CONFIG_CMD_SETEXPR | |
199e262e | 421 | #define CONFIG_CMD_REGINFO |
2835e518 | 422 | |
67431059 | 423 | #if defined(CONFIG_PCI) |
2835e518 | 424 | #define CONFIG_CMD_PCI |
67431059 | 425 | #endif |
2835e518 | 426 | |
67431059 AF |
427 | |
428 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
429 | ||
430 | /* | |
431 | * Miscellaneous configurable options | |
432 | */ | |
6d0f6bcf | 433 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
5be58f5f KP |
434 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ |
435 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ | |
6d0f6bcf JCPV |
436 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
437 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
2835e518 | 438 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 439 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
67431059 | 440 | #else |
6d0f6bcf | 441 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
67431059 | 442 | #endif |
6d0f6bcf JCPV |
443 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
444 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
445 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
446 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
67431059 AF |
447 | |
448 | /* | |
449 | * For booting Linux, the board info and command line data | |
89188a62 | 450 | * have to be in the first 16 MB of memory, since this is |
67431059 AF |
451 | * the maximum mapped by the Linux kernel during initialization. |
452 | */ | |
89188a62 | 453 | #define CONFIG_SYS_BOOTMAPSZ (16 << 20) /* Initial Memory map for Linux*/ |
67431059 | 454 | |
67431059 AF |
455 | /* |
456 | * Internal Definitions | |
457 | * | |
458 | * Boot Flags | |
459 | */ | |
460 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
461 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
462 | ||
2835e518 | 463 | #if defined(CONFIG_CMD_KGDB) |
67431059 AF |
464 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
465 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
466 | #endif | |
467 | ||
468 | /* | |
469 | * Environment Configuration | |
470 | */ | |
471 | ||
472 | /* The mac addresses for all ethernet interface */ | |
da9d4610 AF |
473 | #if defined(CONFIG_TSEC_ENET) || defined(CONFIG_UEC_ETH) |
474 | #define CONFIG_HAS_ETH0 | |
67431059 AF |
475 | #define CONFIG_ETHADDR 00:E0:0C:00:00:FD |
476 | #define CONFIG_HAS_ETH1 | |
477 | #define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD | |
478 | #define CONFIG_HAS_ETH2 | |
479 | #define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD | |
da9d4610 AF |
480 | #define CONFIG_HAS_ETH3 |
481 | #define CONFIG_ETH3ADDR 00:E0:0C:00:03:FD | |
67431059 AF |
482 | #endif |
483 | ||
484 | #define CONFIG_IPADDR 192.168.1.253 | |
485 | ||
486 | #define CONFIG_HOSTNAME unknown | |
487 | #define CONFIG_ROOTPATH /nfsroot | |
488 | #define CONFIG_BOOTFILE your.uImage | |
489 | ||
490 | #define CONFIG_SERVERIP 192.168.1.1 | |
491 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
492 | #define CONFIG_NETMASK 255.255.255.0 | |
493 | ||
494 | #define CONFIG_LOADADDR 200000 /*default location for tftp and bootm*/ | |
495 | ||
496 | #define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */ | |
497 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs*/ | |
498 | ||
499 | #define CONFIG_BAUDRATE 115200 | |
500 | ||
501 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
502 | "netdev=eth0\0" \ | |
503 | "consoledev=ttyS0\0" \ | |
504 | "ramdiskaddr=600000\0" \ | |
505 | "ramdiskfile=your.ramdisk.u-boot\0" \ | |
506 | "fdtaddr=400000\0" \ | |
507 | "fdtfile=your.fdt.dtb\0" \ | |
508 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
509 | "nfsroot=$serverip:$rootpath " \ | |
510 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
511 | "console=$consoledev,$baudrate $othbootargs\0" \ | |
512 | "ramargs=setenv bootargs root=/dev/ram rw " \ | |
513 | "console=$consoledev,$baudrate $othbootargs\0" \ | |
514 | ||
515 | ||
516 | #define CONFIG_NFSBOOTCOMMAND \ | |
517 | "run nfsargs;" \ | |
518 | "tftp $loadaddr $bootfile;" \ | |
519 | "tftp $fdtaddr $fdtfile;" \ | |
520 | "bootm $loadaddr - $fdtaddr" | |
521 | ||
522 | ||
523 | #define CONFIG_RAMBOOTCOMMAND \ | |
524 | "run ramargs;" \ | |
525 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
526 | "tftp $loadaddr $bootfile;" \ | |
527 | "bootm $loadaddr $ramdiskaddr" | |
528 | ||
529 | #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND | |
530 | ||
531 | #endif /* __CONFIG_H */ |