]>
Commit | Line | Data |
---|---|---|
f749db3a YS |
1 | /* |
2 | * Copyright (C) 2014 Freescale Semiconductor | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #ifndef __LS2_COMMON_H | |
8 | #define __LS2_COMMON_H | |
9 | ||
f749db3a | 10 | #define CONFIG_REMAKE_ELF |
9f3183d2 | 11 | #define CONFIG_FSL_LAYERSCAPE |
f749db3a | 12 | #define CONFIG_FSL_LSCH3 |
9f3183d2 | 13 | #define CONFIG_MP |
f749db3a | 14 | #define CONFIG_GICV3 |
9c66ce66 | 15 | #define CONFIG_FSL_TZPC_BP147 |
f749db3a | 16 | |
44937214 | 17 | #include <asm/arch/ls2080a_stream_id.h> |
9f3183d2 | 18 | #include <asm/arch/config.h> |
31d34c6c ML |
19 | #if (defined(CONFIG_SYS_FSL_SRDS_1) || defined(CONFIG_SYS_FSL_SRDS_2)) |
20 | #define CONFIG_SYS_HAS_SERDES | |
21 | #endif | |
22 | ||
9f3183d2 MH |
23 | /* Link Definitions */ |
24 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_FSL_OCRAM_BASE + 0xfff0) | |
25 | ||
422cb08a BS |
26 | /* We need architecture specific misc initializations */ |
27 | #define CONFIG_ARCH_MISC_INIT | |
28 | ||
bcb55f67 AB |
29 | #define CONFIG_FSL_CAAM /* Enable SEC/CAAM */ |
30 | ||
f749db3a | 31 | /* Link Definitions */ |
b2d5ac59 SW |
32 | #ifdef CONFIG_SPL |
33 | #define CONFIG_SYS_TEXT_BASE 0x80400000 | |
34 | #else | |
f3f8c564 | 35 | #define CONFIG_SYS_TEXT_BASE 0x30100000 |
b2d5ac59 | 36 | #endif |
f749db3a | 37 | |
e211c12e | 38 | #ifdef CONFIG_EMU |
f749db3a | 39 | #define CONFIG_SYS_NO_FLASH |
e211c12e | 40 | #endif |
f749db3a YS |
41 | |
42 | #define CONFIG_SUPPORT_RAW_INITRD | |
43 | ||
44 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
45 | #define CONFIG_BOARD_EARLY_INIT_F 1 | |
46 | ||
b2d5ac59 | 47 | #ifndef CONFIG_SPL |
f749db3a | 48 | #define CONFIG_FSL_DDR_INTERACTIVE /* Interactive debugging */ |
b2d5ac59 | 49 | #endif |
f749db3a YS |
50 | #ifndef CONFIG_SYS_FSL_DDR4 |
51 | #define CONFIG_SYS_FSL_DDR3 /* Use DDR3 memory */ | |
52 | #define CONFIG_SYS_DDR_RAW_TIMING | |
53 | #endif | |
f749db3a YS |
54 | |
55 | #define CONFIG_SYS_FSL_DDR_INTLV_256B /* force 256 byte interleaving */ | |
56 | ||
9f3183d2 | 57 | #define CONFIG_VERY_BIG_RAM |
f749db3a YS |
58 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL |
59 | #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0 | |
60 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
61 | #define CONFIG_SYS_DDR_BLOCK2_BASE 0x8080000000ULL | |
d9c68b14 YS |
62 | #define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 2 |
63 | ||
8bfa301b YS |
64 | /* |
65 | * SMP Definitinos | |
66 | */ | |
67 | #define CPU_RELEASE_ADDR secondary_boot_func | |
68 | ||
d9c68b14 | 69 | #define CONFIG_SYS_FSL_OTHER_DDR_NUM_CTRLS |
44937214 | 70 | #ifdef CONFIG_SYS_FSL_HAS_DP_DDR |
d9c68b14 YS |
71 | #define CONFIG_SYS_DP_DDR_BASE 0x6000000000ULL |
72 | /* | |
73 | * DDR controller use 0 as the base address for binding. | |
74 | * It is mapped to CONFIG_SYS_DP_DDR_BASE for core to access. | |
75 | */ | |
76 | #define CONFIG_SYS_DP_DDR_BASE_PHY 0 | |
77 | #define CONFIG_DP_DDR_CTRL 2 | |
78 | #define CONFIG_DP_DDR_NUM_CTRLS 1 | |
44937214 | 79 | #endif |
f749db3a YS |
80 | |
81 | /* Generic Timer Definitions */ | |
207774b2 YS |
82 | /* |
83 | * This is not an accurate number. It is used in start.S. The frequency | |
84 | * will be udpated later when get_bus_freq(0) is available. | |
85 | */ | |
86 | #define COUNTER_FREQUENCY 25000000 /* 25MHz */ | |
f749db3a YS |
87 | |
88 | /* Size of malloc() pool */ | |
aa66acbf | 89 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2048 * 1024) |
f749db3a YS |
90 | |
91 | /* I2C */ | |
f749db3a YS |
92 | #define CONFIG_SYS_I2C |
93 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
94 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
95 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e YS |
96 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
97 | #define CONFIG_SYS_I2C_MXC_I2C4 /* enable I2C bus 4 */ | |
f749db3a YS |
98 | |
99 | /* Serial Port */ | |
7288c2c2 | 100 | #define CONFIG_CONS_INDEX 1 |
f749db3a YS |
101 | #define CONFIG_SYS_NS16550_SERIAL |
102 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
103 | #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2) | |
104 | ||
105 | #define CONFIG_BAUDRATE 115200 | |
106 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } | |
107 | ||
108 | /* IFC */ | |
109 | #define CONFIG_FSL_IFC | |
f3f8c564 | 110 | |
f749db3a | 111 | /* |
7288c2c2 YS |
112 | * During booting, IFC is mapped at the region of 0x30000000. |
113 | * But this region is limited to 256MB. To accommodate NOR, promjet | |
114 | * and FPGA. This region is divided as below: | |
115 | * 0x30000000 - 0x37ffffff : 128MB : NOR flash | |
116 | * 0x38000000 - 0x3BFFFFFF : 64MB : Promjet | |
117 | * 0x3C000000 - 0x40000000 : 64MB : FPGA etc | |
118 | * | |
119 | * To accommodate bigger NOR flash and other devices, we will map IFC | |
120 | * chip selects to as below: | |
121 | * 0x5_1000_0000..0x5_1fff_ffff Memory Hole | |
122 | * 0x5_2000_0000..0x5_3fff_ffff IFC CSx (FPGA, NAND and others 512MB) | |
123 | * 0x5_4000_0000..0x5_7fff_ffff ASIC or others 1GB | |
124 | * 0x5_8000_0000..0x5_bfff_ffff IFC CS0 1GB (NOR/Promjet) | |
125 | * 0x5_C000_0000..0x5_ffff_ffff IFC CS1 1GB (NOR/Promjet) | |
126 | * | |
127 | * For e.g. NOR flash at CS0 will be mapped to 0x580000000 after relocation. | |
f749db3a YS |
128 | * CONFIG_SYS_FLASH_BASE has the final address (core view) |
129 | * CONFIG_SYS_FLASH_BASE_PHYS has the final address (IFC view) | |
130 | * CONFIG_SYS_FLASH_BASE_PHYS_EARLY has the temporary IFC address | |
131 | * CONFIG_SYS_TEXT_BASE is linked to 0x30000000 for booting | |
132 | */ | |
7288c2c2 | 133 | |
f749db3a YS |
134 | #define CONFIG_SYS_FLASH_BASE 0x580000000ULL |
135 | #define CONFIG_SYS_FLASH_BASE_PHYS 0x80000000 | |
136 | #define CONFIG_SYS_FLASH_BASE_PHYS_EARLY 0x00000000 | |
137 | ||
7288c2c2 YS |
138 | #define CONFIG_SYS_FLASH1_BASE_PHYS 0xC0000000 |
139 | #define CONFIG_SYS_FLASH1_BASE_PHYS_EARLY 0x8000000 | |
140 | ||
7288c2c2 YS |
141 | #ifndef __ASSEMBLY__ |
142 | unsigned long long get_qixis_addr(void); | |
143 | #endif | |
144 | #define QIXIS_BASE get_qixis_addr() | |
145 | #define QIXIS_BASE_PHYS 0x20000000 | |
146 | #define QIXIS_BASE_PHYS_EARLY 0xC000000 | |
8b06460e YL |
147 | #define QIXIS_STAT_PRES1 0xb |
148 | #define QIXIS_SDID_MASK 0x07 | |
149 | #define QIXIS_ESDHC_NO_ADAPTER 0x7 | |
7288c2c2 YS |
150 | |
151 | #define CONFIG_SYS_NAND_BASE 0x530000000ULL | |
152 | #define CONFIG_SYS_NAND_BASE_PHYS 0x30000000 | |
e211c12e | 153 | |
422cb08a | 154 | /* Debug Server firmware */ |
b0ba9d48 | 155 | #define CONFIG_FSL_DEBUG_SERVER |
422cb08a BS |
156 | /* 2 sec timeout */ |
157 | #define CONFIG_SYS_DEBUG_SERVER_TIMEOUT (2 * 1000 * 1000) | |
158 | ||
f749db3a YS |
159 | /* MC firmware */ |
160 | #define CONFIG_FSL_MC_ENET | |
f749db3a | 161 | /* TODO Actual DPL max length needs to be confirmed with the MC FW team */ |
125e2bc1 GR |
162 | #define CONFIG_SYS_LS_MC_DPC_MAX_LENGTH 0x20000 |
163 | #define CONFIG_SYS_LS_MC_DRAM_DPC_OFFSET 0x00F00000 | |
164 | #define CONFIG_SYS_LS_MC_DPL_MAX_LENGTH 0x20000 | |
165 | #define CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET 0x00F20000 | |
3c1d218a | 166 | /* For LS2085A */ |
c1000c12 GR |
167 | #define CONFIG_SYS_LS_MC_AIOP_IMG_MAX_LENGTH 0x200000 |
168 | #define CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET 0x07000000 | |
f749db3a | 169 | |
5c055089 PK |
170 | /* |
171 | * Carve out a DDR region which will not be used by u-boot/Linux | |
172 | * | |
173 | * It will be used by MC and Debug Server. The MC region must be | |
174 | * 512MB aligned, so the min size to hide is 512MB. | |
175 | */ | |
422cb08a | 176 | #if defined(CONFIG_FSL_MC_ENET) || defined(CONFIG_FSL_DEBUG_SERVER) |
c0492141 | 177 | #define CONFIG_SYS_DEBUG_SERVER_DRAM_BLOCK_MIN_SIZE (254UL * 1024 * 1024) |
52c11d4f | 178 | #define CONFIG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE (512UL * 1024 * 1024) |
c0492141 | 179 | #define CONFIG_SYS_MC_RSV_MEM_ALIGN (512UL * 1024 * 1024) |
f749db3a YS |
180 | #endif |
181 | ||
f3f8c564 | 182 | /* PCIe */ |
b38eaec5 RD |
183 | #define CONFIG_PCIE1 /* PCIE controller 1 */ |
184 | #define CONFIG_PCIE2 /* PCIE controller 2 */ | |
185 | #define CONFIG_PCIE3 /* PCIE controller 3 */ | |
186 | #define CONFIG_PCIE4 /* PCIE controller 4 */ | |
252b17e0 | 187 | #define CONFIG_PCIE_LAYERSCAPE /* Use common FSL Layerscape PCIe code */ |
06b53010 | 188 | #ifdef CONFIG_LS2080A |
44937214 | 189 | #define FSL_PCIE_COMPAT "fsl,ls2080a-pcie" |
06b53010 PK |
190 | #endif |
191 | ||
f3f8c564 PK |
192 | #define CONFIG_SYS_PCI_64BIT |
193 | ||
194 | #define CONFIG_SYS_PCIE_CFG0_PHYS_OFF 0x00000000 | |
195 | #define CONFIG_SYS_PCIE_CFG0_SIZE 0x00001000 /* 4k */ | |
196 | #define CONFIG_SYS_PCIE_CFG1_PHYS_OFF 0x00001000 | |
197 | #define CONFIG_SYS_PCIE_CFG1_SIZE 0x00001000 /* 4k */ | |
198 | ||
199 | #define CONFIG_SYS_PCIE_IO_BUS 0x00000000 | |
200 | #define CONFIG_SYS_PCIE_IO_PHYS_OFF 0x00010000 | |
201 | #define CONFIG_SYS_PCIE_IO_SIZE 0x00010000 /* 64k */ | |
202 | ||
203 | #define CONFIG_SYS_PCIE_MEM_BUS 0x40000000 | |
204 | #define CONFIG_SYS_PCIE_MEM_PHYS_OFF 0x40000000 | |
205 | #define CONFIG_SYS_PCIE_MEM_SIZE 0x40000000 /* 1G */ | |
206 | ||
f749db3a | 207 | /* Command line configuration */ |
f749db3a | 208 | #define CONFIG_CMD_ENV |
f749db3a YS |
209 | |
210 | /* Miscellaneous configurable options */ | |
211 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000) | |
8bfa301b | 212 | #define CONFIG_ARCH_EARLY_INIT_R |
f749db3a YS |
213 | |
214 | /* Physical Memory Map */ | |
215 | /* fixme: these need to be checked against the board */ | |
216 | #define CONFIG_CHIP_SELECTS_PER_CTRL 4 | |
f749db3a | 217 | |
d9c68b14 | 218 | #define CONFIG_NR_DRAM_BANKS 3 |
f749db3a | 219 | |
f749db3a YS |
220 | #define CONFIG_HWCONFIG |
221 | #define HWCONFIG_BUFFER_SIZE 128 | |
222 | ||
223 | #define CONFIG_DISPLAY_CPUINFO | |
224 | ||
1d3a76fa AW |
225 | /* Allow to overwrite serial and ethaddr */ |
226 | #define CONFIG_ENV_OVERWRITE | |
227 | ||
f749db3a YS |
228 | /* Initial environment variables */ |
229 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
230 | "hwconfig=fsl_ddr:bank_intlv=auto\0" \ | |
231 | "loadaddr=0x80100000\0" \ | |
232 | "kernel_addr=0x100000\0" \ | |
233 | "ramdisk_addr=0x800000\0" \ | |
234 | "ramdisk_size=0x2000000\0" \ | |
f3f8c564 | 235 | "fdt_high=0xa0000000\0" \ |
f749db3a YS |
236 | "initrd_high=0xffffffffffffffff\0" \ |
237 | "kernel_start=0x581200000\0" \ | |
052ddd5c | 238 | "kernel_load=0xa0000000\0" \ |
97421bd2 | 239 | "kernel_size=0x2800000\0" \ |
16ed8560 PK |
240 | "console=ttyAMA0,38400n8\0" \ |
241 | "mcinitcmd=fsl_mc start mc 0x580300000" \ | |
242 | " 0x580800000 \0" | |
f749db3a | 243 | |
56cd0760 | 244 | #define CONFIG_BOOTARGS "console=ttyS0,115200 root=/dev/ram0 " \ |
ed77b704 | 245 | "earlycon=uart8250,mmio,0x21c0500 " \ |
34cc7546 | 246 | "ramdisk_size=0x2000000 default_hugepagesz=2m" \ |
9e71bb9c | 247 | " hugepagesz=2m hugepages=256" |
9f3e1b8a PK |
248 | #define CONFIG_BOOTCOMMAND "fsl_mc apply dpl 0x580700000 &&" \ |
249 | " cp.b $kernel_start $kernel_load" \ | |
250 | " $kernel_size && bootm $kernel_load" | |
f749db3a | 251 | |
f749db3a YS |
252 | /* Monitor Command Prompt */ |
253 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ | |
f749db3a YS |
254 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ |
255 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
f749db3a YS |
256 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */ |
257 | #define CONFIG_SYS_LONGHELP | |
258 | #define CONFIG_CMDLINE_EDITING 1 | |
f3f8c564 | 259 | #define CONFIG_AUTO_COMPLETE |
f749db3a YS |
260 | #define CONFIG_SYS_MAXARGS 64 /* max command args */ |
261 | ||
f3f8c564 PK |
262 | #define CONFIG_PANIC_HANG /* do not reset board on panic */ |
263 | ||
b2d5ac59 SW |
264 | #define CONFIG_SPL_BSS_START_ADDR 0x80100000 |
265 | #define CONFIG_SPL_BSS_MAX_SIZE 0x00100000 | |
266 | #define CONFIG_SPL_DRIVERS_MISC_SUPPORT | |
267 | #define CONFIG_SPL_ENV_SUPPORT | |
268 | #define CONFIG_SPL_FRAMEWORK | |
269 | #define CONFIG_SPL_I2C_SUPPORT | |
270 | #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds" | |
271 | #define CONFIG_SPL_LIBCOMMON_SUPPORT | |
272 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
273 | #define CONFIG_SPL_MAX_SIZE 0x16000 | |
274 | #define CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT | |
275 | #define CONFIG_SPL_NAND_SUPPORT | |
276 | #define CONFIG_SPL_SERIAL_SUPPORT | |
277 | #define CONFIG_SPL_STACK (CONFIG_SYS_FSL_OCRAM_BASE + 0x9ff0) | |
278 | #define CONFIG_SPL_TARGET "u-boot-with-spl.bin" | |
279 | #define CONFIG_SPL_TEXT_BASE 0x1800a000 | |
280 | ||
281 | #define CONFIG_SYS_NAND_U_BOOT_DST 0x80400000 | |
282 | #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST | |
283 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x00100000 | |
284 | #define CONFIG_SYS_SPL_MALLOC_START 0x80200000 | |
74cac00c | 285 | #define CONFIG_SYS_MONITOR_LEN (640 * 1024) |
b2d5ac59 | 286 | |
34cc7546 BS |
287 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ |
288 | ||
bcb55f67 AB |
289 | /* Hash command with SHA acceleration supported in hardware */ |
290 | #ifdef CONFIG_FSL_CAAM | |
291 | #define CONFIG_CMD_HASH | |
292 | #define CONFIG_SHA_HW_ACCEL | |
293 | #endif | |
294 | ||
f749db3a | 295 | #endif /* __LS2_COMMON_H */ |