]>
Commit | Line | Data |
---|---|---|
67fa8c25 HS |
1 | /* |
2 | * (C) Copyright 2009 | |
3 | * Marvell Semiconductor <www.marvell.com> | |
4 | * Prafulla Wadaskar <prafulla@marvell.com> | |
5 | * | |
6 | * (C) Copyright 2009 | |
7 | * Stefan Roese, DENX Software Engineering, sr@denx.de. | |
8 | * | |
b11f53f3 HS |
9 | * (C) Copyright 2010-2011 |
10 | * Heiko Schocher, DENX Software Engineering, hs@denx.de. | |
11 | * | |
1a459660 | 12 | * SPDX-License-Identifier: GPL-2.0+ |
67fa8c25 HS |
13 | */ |
14 | ||
b11f53f3 HS |
15 | /* |
16 | * for linking errors see | |
17 | * http://lists.denx.de/pipermail/u-boot/2009-July/057350.html | |
18 | */ | |
67fa8c25 HS |
19 | |
20 | #ifndef _CONFIG_KM_ARM_H | |
21 | #define _CONFIG_KM_ARM_H | |
22 | ||
8620ca2a VL |
23 | /* We got removed from Linux mach-types.h */ |
24 | #define MACH_TYPE_KM_KIRKWOOD 2255 | |
25 | ||
67fa8c25 HS |
26 | /* |
27 | * High Level Configuration Options (easy to change) | |
28 | */ | |
29 | #define CONFIG_MARVELL | |
67fa8c25 | 30 | #define CONFIG_FEROCEON_88FR131 /* CPU Core subversion */ |
67fa8c25 | 31 | #define CONFIG_KW88F6281 /* SOC Name */ |
802d9963 | 32 | #define CONFIG_MACH_KM_KIRKWOOD /* Machine type */ |
67fa8c25 | 33 | |
8620ca2a VL |
34 | #define CONFIG_MACH_TYPE MACH_TYPE_KM_KIRKWOOD |
35 | ||
dfeafde4 HB |
36 | #define CONFIG_NAND_ECC_BCH |
37 | #define CONFIG_BCH | |
38 | ||
67fa8c25 HS |
39 | /* include common defines/options for all Keymile boards */ |
40 | #include "keymile-common.h" | |
de3ad13d | 41 | |
b5befd82 HB |
42 | #define CONFIG_CMD_NAND |
43 | #define CONFIG_CMD_SF | |
b5befd82 | 44 | |
f46b4a1a VL |
45 | /* SPI NOR Flash default params, used by sf commands */ |
46 | #define CONFIG_SF_DEFAULT_SPEED 8100000 | |
47 | #define CONFIG_SF_DEFAULT_MODE SPI_MODE_3 | |
48 | ||
8170aefc HB |
49 | #if defined CONFIG_KM_ENV_IS_IN_SPI_NOR |
50 | #define CONFIG_ENV_SPI_BUS 0 | |
51 | #define CONFIG_ENV_SPI_CS 0 | |
05c8e81f | 52 | #define CONFIG_ENV_SPI_MAX_HZ 8100000 |
8170aefc HB |
53 | #define CONFIG_ENV_SPI_MODE SPI_MODE_3 |
54 | #endif | |
55 | ||
ac5b00e0 VL |
56 | /* Reserve 4 MB for malloc */ |
57 | #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024) | |
58 | ||
b5befd82 HB |
59 | #include "asm/arch/config.h" |
60 | ||
e5847b77 | 61 | #define CONFIG_SYS_TEXT_BASE 0x07d00000 /* code address before reloc */ |
de3ad13d HB |
62 | #define CONFIG_SYS_MEMTEST_START 0x00400000 /* 4M */ |
63 | #define CONFIG_SYS_MEMTEST_END 0x007fffff /*(_8M -1) */ | |
64 | #define CONFIG_SYS_LOAD_ADDR 0x00800000 /* default load adr- 8M */ | |
65 | ||
66 | /* pseudo-non volatile RAM [hex] */ | |
67 | #define CONFIG_KM_PNVRAM 0x80000 | |
68 | /* physical RAM MTD size [hex] */ | |
69 | #define CONFIG_KM_PHRAM 0x17F000 | |
70 | ||
71 | #define CONFIG_KM_CRAMFS_ADDR 0x2400000 | |
7b2268b8 GF |
72 | #define CONFIG_KM_KERNEL_ADDR 0x2000000 /* 3098KBytes */ |
73 | #define CONFIG_KM_FDT_ADDR 0x23E0000 /* 128KBytes */ | |
de3ad13d | 74 | |
db0bb572 HB |
75 | /* architecture specific default bootargs */ |
76 | #define CONFIG_KM_DEF_BOOT_ARGS_CPU \ | |
66072a8c HB |
77 | "bootcountaddr=${bootcountaddr} ${mtdparts}" \ |
78 | " boardid=0x${IVM_BoardId} hwkey=0x${IVM_HWKey}" | |
db0bb572 | 79 | |
de3ad13d | 80 | #define CONFIG_KM_DEF_ENV_CPU \ |
93ea89f0 | 81 | "u-boot="__stringify(CONFIG_HOSTNAME) "/u-boot.kwb\0" \ |
af85f085 | 82 | CONFIG_KM_UPDATE_UBOOT \ |
b1c2a7ae | 83 | "set_fdthigh=setenv fdt_high ${kernelmem}\0" \ |
de3ad13d HB |
84 | "" |
85 | ||
67fa8c25 | 86 | #define CONFIG_SKIP_LOWLEVEL_INIT /* disable board lowlevel_init */ |
67fa8c25 HS |
87 | #define CONFIG_MISC_INIT_R |
88 | ||
7b2268b8 GF |
89 | /* Pass open firmware flat tree */ |
90 | #define CONFIG_OF_LIBFDT | |
91 | ||
67fa8c25 HS |
92 | /* |
93 | * NS16550 Configuration | |
94 | */ | |
95 | #define CONFIG_SYS_NS16550 | |
96 | #define CONFIG_SYS_NS16550_SERIAL | |
97 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
98 | #define CONFIG_SYS_NS16550_CLK CONFIG_SYS_TCLK | |
99 | #define CONFIG_SYS_NS16550_COM1 KW_UART0_BASE | |
3d3c7096 | 100 | #define CONFIG_SYS_NS16550_COM2 KW_UART1_BASE |
67fa8c25 HS |
101 | |
102 | /* | |
103 | * Serial Port configuration | |
104 | * The following definitions let you select what serial you want to use | |
105 | * for your console driver. | |
106 | */ | |
107 | ||
108 | #define CONFIG_CONS_INDEX 1 /* Console on UART0 */ | |
109 | ||
110 | /* | |
111 | * For booting Linux, the board info and command line data | |
112 | * have to be in the first 8 MB of memory, since this is | |
113 | * the maximum mapped by the Linux kernel during initialization. | |
114 | */ | |
115 | #define CONFIG_BOOTMAPSZ (8 << 20) /* Initial Memmap for Linux */ | |
116 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
117 | #define CONFIG_INITRD_TAG /* enable INITRD tag */ | |
499b1a4d | 118 | #define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */ |
67fa8c25 HS |
119 | |
120 | /* | |
121 | * Commands configuration | |
122 | */ | |
123 | #define CONFIG_CMD_ELF | |
124 | #define CONFIG_CMD_MTDPARTS | |
67fa8c25 HS |
125 | #define CONFIG_CMD_NFS |
126 | ||
127 | /* | |
128 | * Without NOR FLASH we need this | |
129 | */ | |
130 | #define CONFIG_SYS_NO_FLASH | |
131 | #undef CONFIG_CMD_FLASH | |
132 | #undef CONFIG_CMD_IMLS | |
133 | ||
134 | /* | |
135 | * NAND Flash configuration | |
136 | */ | |
137 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
67fa8c25 HS |
138 | |
139 | #define BOOTFLASH_START 0x0 | |
140 | ||
3d3c7096 HB |
141 | /* Kirkwood has two serial IF */ |
142 | #if (CONFIG_CONS_INDEX == 2) | |
143 | #define CONFIG_KM_CONSOLE_TTY "ttyS1" | |
144 | #else | |
67fa8c25 | 145 | #define CONFIG_KM_CONSOLE_TTY "ttyS0" |
3d3c7096 | 146 | #endif |
67fa8c25 | 147 | |
67fa8c25 HS |
148 | /* |
149 | * Other required minimal configurations | |
150 | */ | |
151 | #define CONFIG_CONSOLE_INFO_QUIET /* some code reduction */ | |
152 | #define CONFIG_ARCH_CPU_INIT /* call arch_cpu_init() */ | |
153 | #define CONFIG_ARCH_MISC_INIT /* call arch_misc_init() */ | |
154 | #define CONFIG_DISPLAY_CPUINFO /* Display cpu info */ | |
155 | #define CONFIG_NR_DRAM_BANKS 4 | |
67fa8c25 HS |
156 | #define CONFIG_SYS_RESET_ADDRESS 0xffff0000 /* Rst Vector Adr */ |
157 | ||
158 | /* | |
159 | * Ethernet Driver configuration | |
160 | */ | |
161 | #define CONFIG_NETCONSOLE /* include NetConsole support */ | |
67fa8c25 | 162 | #define CONFIG_MII /* expose smi ove miiphy interface */ |
002ec08d | 163 | #define CONFIG_CMD_MII /* to debug mdio phy config */ |
d44265ad | 164 | #define CONFIG_MVGBE /* Enable Marvell Gbe Controller Driver */ |
67fa8c25 | 165 | #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN /* detect link using phy */ |
d44265ad | 166 | #define CONFIG_MVGBE_PORTS {1, 0} /* enable port 0 only */ |
67fa8c25 HS |
167 | #define CONFIG_PHY_BASE_ADR 0 |
168 | #define CONFIG_ENV_OVERWRITE /* ethaddr can be reprogrammed */ | |
99f6249a | 169 | #define CONFIG_KM_COMMON_ETH_INIT /* standard km ethernet_present for piggy */ |
67fa8c25 HS |
170 | |
171 | /* | |
172 | * UBI related stuff | |
173 | */ | |
174 | #define CONFIG_SYS_USE_UBI | |
175 | ||
176 | /* | |
177 | * I2C related stuff | |
178 | */ | |
ea818dbb HS |
179 | #undef CONFIG_I2C_MVTWSI |
180 | #define CONFIG_SYS_I2C | |
181 | #define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */ | |
0a4f88b9 | 182 | #define CONFIG_SYS_I2C_INIT_BOARD |
ea818dbb | 183 | |
67fa8c25 | 184 | #define CONFIG_KIRKWOOD_GPIO /* Enable GPIO Support */ |
ea818dbb HS |
185 | #define CONFIG_SYS_NUM_I2C_BUSES 6 |
186 | #define CONFIG_SYS_I2C_MAX_HOPS 1 | |
187 | #define CONFIG_SYS_I2C_BUSES { {0, {I2C_NULL_HOP} }, \ | |
188 | {0, {{I2C_MUX_PCA9547, 0x70, 1} } }, \ | |
189 | {0, {{I2C_MUX_PCA9547, 0x70, 2} } }, \ | |
190 | {0, {{I2C_MUX_PCA9547, 0x70, 3} } }, \ | |
191 | {0, {{I2C_MUX_PCA9547, 0x70, 4} } }, \ | |
192 | {0, {{I2C_MUX_PCA9547, 0x70, 5} } }, \ | |
193 | } | |
194 | ||
67fa8c25 HS |
195 | #ifndef __ASSEMBLY__ |
196 | #include <asm/arch-kirkwood/gpio.h> | |
197 | extern void __set_direction(unsigned pin, int high); | |
499b1a4d HB |
198 | void set_sda(int state); |
199 | void set_scl(int state); | |
200 | int get_sda(void); | |
201 | int get_scl(void); | |
44097e26 HS |
202 | #define KM_KIRKWOOD_SDA_PIN 8 |
203 | #define KM_KIRKWOOD_SCL_PIN 9 | |
c471d848 | 204 | #define KM_KIRKWOOD_SOFT_I2C_GPIOS 0x0300 |
44097e26 HS |
205 | #define KM_KIRKWOOD_ENV_WP 38 |
206 | ||
207 | #define I2C_ACTIVE __set_direction(KM_KIRKWOOD_SDA_PIN, 0) | |
208 | #define I2C_TRISTATE __set_direction(KM_KIRKWOOD_SDA_PIN, 1) | |
209 | #define I2C_READ (kw_gpio_get_value(KM_KIRKWOOD_SDA_PIN) ? 1 : 0) | |
210 | #define I2C_SDA(bit) kw_gpio_set_value(KM_KIRKWOOD_SDA_PIN, bit) | |
211 | #define I2C_SCL(bit) kw_gpio_set_value(KM_KIRKWOOD_SCL_PIN, bit) | |
67fa8c25 HS |
212 | #endif |
213 | ||
9e9c6d7c | 214 | #define I2C_DELAY udelay(1) |
67fa8c25 HS |
215 | #define I2C_SOFT_DECLARATIONS |
216 | ||
ea818dbb HS |
217 | #define CONFIG_SYS_I2C_SOFT_SLAVE 0x0 |
218 | #define CONFIG_SYS_I2C_SOFT_SPEED 100000 | |
67fa8c25 | 219 | |
4daea6ff SB |
220 | /* EEprom support 24C128, 24C256 valid for environment eeprom */ |
221 | #define CONFIG_SYS_I2C_MULTI_EEPROMS | |
222 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_ENABLE | |
223 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 /* 64 Byte write page */ | |
224 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 | |
225 | ||
67fa8c25 HS |
226 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 |
227 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 | |
228 | ||
331a30dc HS |
229 | /* |
230 | * Environment variables configurations | |
231 | */ | |
8170aefc HB |
232 | #if defined CONFIG_KM_ENV_IS_IN_SPI_NOR |
233 | #define CONFIG_ENV_IS_IN_SPI_FLASH /* use SPI-Flash for environment vars */ | |
234 | #define CONFIG_ENV_OFFSET 0xc0000 /* no bracets! */ | |
235 | #define CONFIG_ENV_SIZE 0x02000 /* Size of Environment */ | |
236 | #define CONFIG_ENV_SECT_SIZE 0x10000 | |
237 | #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + \ | |
238 | CONFIG_ENV_SECT_SIZE) | |
239 | #define CONFIG_ENV_TOTAL_SIZE 0x20000 /* no bracets! */ | |
240 | #else | |
331a30dc HS |
241 | #define CONFIG_ENV_IS_IN_EEPROM /* use EEPROM for environment vars */ |
242 | #define CONFIG_SYS_DEF_EEPROM_ADDR 0x50 | |
243 | #define CONFIG_ENV_EEPROM_IS_ON_I2C | |
244 | #define CONFIG_SYS_EEPROM_WREN | |
245 | #define CONFIG_ENV_OFFSET 0x0 /* no bracets! */ | |
331a30dc | 246 | #define CONFIG_ENV_SIZE (0x2000 - CONFIG_ENV_OFFSET) |
ea818dbb | 247 | #define CONFIG_I2C_ENV_EEPROM_BUS KM_ENV_BUS |
331a30dc HS |
248 | #define CONFIG_ENV_OFFSET_REDUND 0x2000 /* no bracets! */ |
249 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
8170aefc HB |
250 | #endif |
251 | ||
252 | #define CONFIG_SYS_REDUNDAND_ENVIRONMENT | |
331a30dc | 253 | |
331a30dc | 254 | #define CONFIG_SPI_FLASH |
331a30dc | 255 | #define CONFIG_SPI_FLASH_STMICRO |
331a30dc | 256 | |
0c25defc VL |
257 | /* SPI bus claim MPP configuration */ |
258 | #define CONFIG_SYS_KW_SPI_MPP 0x0 | |
259 | ||
331a30dc | 260 | #define FLASH_GPIO_PIN 0x00010000 |
0c25defc | 261 | #define KM_FLASH_GPIO_PIN 16 |
331a30dc | 262 | |
cf73639d AH |
263 | #ifndef MTDIDS_DEFAULT |
264 | # define MTDIDS_DEFAULT "nand0=orion_nand" | |
265 | #endif /* MTDIDS_DEFAULT */ | |
266 | ||
267 | #ifndef MTDPARTS_DEFAULT | |
268 | # define MTDPARTS_DEFAULT "mtdparts=" \ | |
269 | "orion_nand:" \ | |
270 | "-(" CONFIG_KM_UBI_PARTITION_NAME_BOOT ");" | |
271 | #endif /* MTDPARTS_DEFAULT */ | |
331a30dc | 272 | |
af85f085 | 273 | #define CONFIG_KM_UPDATE_UBOOT \ |
331a30dc | 274 | "update=" \ |
0c25defc VL |
275 | "sf probe 0;sf erase 0 +${filesize};" \ |
276 | "sf write ${load_addr_r} 0 ${filesize};\0" | |
331a30dc | 277 | |
8170aefc HB |
278 | #if defined CONFIG_KM_ENV_IS_IN_SPI_NOR |
279 | #define CONFIG_KM_NEW_ENV \ | |
280 | "newenv=sf probe 0;" \ | |
93ea89f0 MV |
281 | "sf erase " __stringify(CONFIG_ENV_OFFSET) " " \ |
282 | __stringify(CONFIG_ENV_TOTAL_SIZE)"\0" | |
8170aefc HB |
283 | #else |
284 | #define CONFIG_KM_NEW_ENV \ | |
ea616d4d | 285 | "newenv=setenv addr 0x100000 && " \ |
67bfae36 HB |
286 | "i2c dev " __stringify(CONFIG_I2C_ENV_EEPROM_BUS) "; " \ |
287 | "mw.b ${addr} 0 4 && " \ | |
93ea89f0 MV |
288 | "eeprom write " __stringify(CONFIG_SYS_DEF_EEPROM_ADDR) \ |
289 | " ${addr} " __stringify(CONFIG_ENV_OFFSET) " 4 && " \ | |
290 | "eeprom write " __stringify(CONFIG_SYS_DEF_EEPROM_ADDR) \ | |
291 | " ${addr} " __stringify(CONFIG_ENV_OFFSET_REDUND) " 4\0" | |
8170aefc HB |
292 | #endif |
293 | ||
56cde177 HB |
294 | #ifndef CONFIG_KM_BOARD_EXTRA_ENV |
295 | #define CONFIG_KM_BOARD_EXTRA_ENV "" | |
296 | #endif | |
297 | ||
8170aefc HB |
298 | /* |
299 | * Default environment variables | |
300 | */ | |
301 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
56cde177 | 302 | CONFIG_KM_BOARD_EXTRA_ENV \ |
8170aefc HB |
303 | CONFIG_KM_DEF_ENV \ |
304 | CONFIG_KM_NEW_ENV \ | |
b648bfc2 | 305 | "arch=arm\0" \ |
ea616d4d VL |
306 | "" |
307 | ||
67fa8c25 | 308 | #if defined(CONFIG_SYS_NO_FLASH) |
67fa8c25 HS |
309 | #undef CONFIG_FLASH_CFI_MTD |
310 | #undef CONFIG_JFFS2_CMDLINE | |
311 | #endif | |
312 | ||
a784c01a | 313 | /* additions for new relocation code, must be added to all boards */ |
ab86f72c | 314 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
6b0ccc3b HS |
315 | /* Do early setups now in board_init_f() */ |
316 | #define CONFIG_BOARD_EARLY_INIT_F | |
f1fef1d8 HS |
317 | |
318 | /* | |
319 | * resereved pram area at the end of memroy [hex] | |
320 | * 8Mbytes for switch + 4Kbytes for bootcount | |
321 | */ | |
322 | #define CONFIG_KM_RESERVED_PRAM 0x801000 | |
a21b5d4b HB |
323 | /* address for the bootcount (taken from end of RAM) */ |
324 | #define BOOTCOUNT_ADDR (CONFIG_KM_RESERVED_PRAM) | |
0044c42e SR |
325 | /* Use generic bootcount RAM driver */ |
326 | #define CONFIG_BOOTCOUNT_RAM | |
f1fef1d8 | 327 | |
9400f8fa VL |
328 | /* enable POST tests */ |
329 | #define CONFIG_POST (CONFIG_SYS_POST_MEM_REGIONS) | |
330 | #define CONFIG_POST_SKIP_ENV_FLAGS | |
331 | #define CONFIG_POST_EXTERNAL_WORD_FUNCS | |
332 | #define CONFIG_CMD_DIAG | |
333 | ||
b37f7724 | 334 | /* we do the whole PCIe FPGA config stuff here */ |
45bd01ef | 335 | #define CONFIG_BOARD_LATE_INIT |
b37f7724 | 336 | |
67fa8c25 | 337 | #endif /* _CONFIG_KM_ARM_H */ |