]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/uniphier.h
Merge git://git.denx.de/u-boot-mmc
[people/ms/u-boot.git] / include / configs / uniphier.h
CommitLineData
5894ca00 1/*
e8a92932
MY
2 * Copyright (C) 2012-2015 Panasonic Corporation
3 * Copyright (C) 2015-2016 Socionext Inc.
4 * Author: Masahiro Yamada <yamada.masahiro@socionext.com>
5894ca00
MY
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
a187559e 9/* U-Boot - Common settings for UniPhier Family */
5894ca00
MY
10
11#ifndef __CONFIG_UNIPHIER_COMMON_H__
12#define __CONFIG_UNIPHIER_COMMON_H__
13
928f3248 14#define CONFIG_ARMV7_PSCI_1_0
e8a92932 15
5894ca00
MY
16/*-----------------------------------------------------------------------
17 * MMU and Cache Setting
18 *----------------------------------------------------------------------*/
19
20/* Comment out the following to enable L1 cache */
21/* #define CONFIG_SYS_ICACHE_OFF */
22/* #define CONFIG_SYS_DCACHE_OFF */
23
5894ca00
MY
24#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
25
26#define CONFIG_TIMESTAMP
27
28/* FLASH related */
29#define CONFIG_MTD_DEVICE
30
5894ca00
MY
31#define CONFIG_FLASH_CFI_DRIVER
32#define CONFIG_SYS_FLASH_CFI
33
34#define CONFIG_SYS_MAX_FLASH_SECT 256
35#define CONFIG_SYS_MONITOR_BASE 0
d085ecd6 36#define CONFIG_SYS_MONITOR_LEN 0x00080000 /* 512KB */
5894ca00
MY
37#define CONFIG_SYS_FLASH_BASE 0
38
39/*
66deb91e 40 * flash_toggle does not work for our support card.
5894ca00
MY
41 * We need to use flash_status_poll.
42 */
43#define CONFIG_SYS_CFI_FLASH_STATUS_POLL
44
45#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
46
9879842c 47#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
5894ca00
MY
48
49/* serial console configuration */
5894ca00 50
5894ca00 51#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
5894ca00
MY
52/* Boot Argument Buffer Size */
53#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
54
55#define CONFIG_CONS_INDEX 1
56
0b93e3de 57#define CONFIG_ENV_OFFSET 0x100000
5894ca00 58#define CONFIG_ENV_SIZE 0x2000
5894ca00
MY
59/* #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE) */
60
aa8a9348
MY
61#define CONFIG_SYS_MMC_ENV_DEV 0
62#define CONFIG_SYS_MMC_ENV_PART 1
63
ee8d037c 64#if !defined(CONFIG_ARM64)
5894ca00
MY
65/* Time clock 1MHz */
66#define CONFIG_SYS_TIMER_RATE 1000000
9d0c2ceb
MY
67#endif
68
5894ca00 69#define CONFIG_SYS_MAX_NAND_DEVICE 1
5894ca00 70#define CONFIG_SYS_NAND_ONFI_DETECTION
5894ca00
MY
71#define CONFIG_SYS_NAND_REGS_BASE 0x68100000
72#define CONFIG_SYS_NAND_DATA_BASE 0x68000000
5894ca00
MY
73#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
74
4aceb3f8 75/* SD/MMC */
a55d9fee 76#define CONFIG_SUPPORT_EMMC_BOOT
4aceb3f8 77
5894ca00
MY
78/* memtest works on */
79#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
80#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x01000000)
81
5894ca00
MY
82/*
83 * Network Configuration
84 */
5894ca00
MY
85#define CONFIG_SERVERIP 192.168.11.1
86#define CONFIG_IPADDR 192.168.11.10
87#define CONFIG_GATEWAYIP 192.168.11.1
88#define CONFIG_NETMASK 255.255.255.0
89
90#define CONFIG_LOADADDR 0x84000000
91#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
571e050b 92#define CONFIG_SYS_BOOTM_LEN (32 << 20)
5894ca00 93
ee8d037c 94#if defined(CONFIG_ARM64)
b7b43036
MY
95/* ARM Trusted Firmware */
96#define BOOT_IMAGES \
7728f0c6 97 "second_image=unph_bl.bin\0" \
b7b43036
MY
98 "third_image=fip.bin\0"
99#else
100#define BOOT_IMAGES \
101 "second_image=u-boot-spl.bin\0" \
102 "third_image=u-boot.bin\0"
103#endif
104
5894ca00
MY
105#define CONFIG_BOOTCOMMAND "run $bootmode"
106
107#define CONFIG_ROOTPATH "/nfs/root/path"
108#define CONFIG_NFSBOOTCOMMAND \
109 "setenv bootargs $bootargs root=/dev/nfs rw " \
110 "nfsroot=$serverip:$rootpath " \
111 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off;" \
d566f754 112 "run __nfsboot"
5894ca00 113
421376ae
MY
114#ifdef CONFIG_FIT
115#define CONFIG_BOOTFILE "fitImage"
116#define LINUXBOOT_ENV_SETTINGS \
117 "fit_addr=0x00100000\0" \
118 "fit_addr_r=0x84100000\0" \
119 "fit_size=0x00f00000\0" \
5451b777 120 "norboot=setexpr fit_addr $nor_base + $fit_addr &&" \
421376ae 121 "bootm $fit_addr\0" \
5451b777 122 "nandboot=nand read $fit_addr_r $fit_addr $fit_size &&" \
e037db0c 123 "bootm $fit_addr_r\0" \
5451b777 124 "tftpboot=tftpboot $fit_addr_r $bootfile &&" \
d566f754
MY
125 "bootm $fit_addr_r\0" \
126 "__nfsboot=run tftpboot\0"
421376ae 127#else
9d0c2ceb 128#ifdef CONFIG_ARM64
99b85170 129#define CONFIG_BOOTFILE "Image.gz"
9d0c2ceb 130#define LINUXBOOT_CMD "booti"
99b85170 131#define KERNEL_ADDR_LOAD "kernel_addr_load=0x84200000\0"
edee114a 132#define KERNEL_ADDR_R "kernel_addr_r=0x82080000\0"
9d0c2ceb 133#else
89835b35 134#define CONFIG_BOOTFILE "zImage"
9d0c2ceb 135#define LINUXBOOT_CMD "bootz"
99b85170 136#define KERNEL_ADDR_LOAD "kernel_addr_load=0x80208000\0"
9d0c2ceb 137#define KERNEL_ADDR_R "kernel_addr_r=0x80208000\0"
9d0c2ceb 138#endif
421376ae
MY
139#define LINUXBOOT_ENV_SETTINGS \
140 "fdt_addr=0x00100000\0" \
141 "fdt_addr_r=0x84100000\0" \
142 "fdt_size=0x00008000\0" \
143 "kernel_addr=0x00200000\0" \
99b85170 144 KERNEL_ADDR_LOAD \
9d0c2ceb 145 KERNEL_ADDR_R \
99b85170
MY
146 "kernel_size=0x00800000\0" \
147 "ramdisk_addr=0x00a00000\0" \
421376ae
MY
148 "ramdisk_addr_r=0x84a00000\0" \
149 "ramdisk_size=0x00600000\0" \
e037db0c 150 "ramdisk_file=rootfs.cpio.uboot\0" \
99b85170
MY
151 "boot_common=setexpr bootm_low $kernel_addr_r '&' fe000000 && " \
152 "if test $kernel_addr_load = $kernel_addr_r; then " \
153 "true; " \
154 "else " \
155 "unzip $kernel_addr_load $kernel_addr_r; " \
156 "fi && " \
9d0c2ceb 157 LINUXBOOT_CMD " $kernel_addr_r $ramdisk_addr_r $fdt_addr_r\0" \
99b85170
MY
158 "norboot=setexpr kernel_addr_nor $nor_base + $kernel_addr && " \
159 "setexpr kernel_size_div4 $kernel_size / 4 && " \
160 "cp $kernel_addr_nor $kernel_addr_load $kernel_size_div4 && " \
c0df1faf
MY
161 "setexpr ramdisk_addr_nor $nor_base + $ramdisk_addr && " \
162 "setexpr ramdisk_size_div4 $ramdisk_size / 4 && " \
163 "cp $ramdisk_addr_nor $ramdisk_addr_r $ramdisk_size_div4 && " \
164 "setexpr fdt_addr_nor $nor_base + $fdt_addr && " \
165 "setexpr fdt_size_div4 $fdt_size / 4 && " \
166 "cp $fdt_addr_nor $fdt_addr_r $fdt_size_div4 && " \
cd5d9565 167 "run boot_common\0" \
99b85170 168 "nandboot=nand read $kernel_addr_load $kernel_addr $kernel_size && " \
421376ae
MY
169 "nand read $ramdisk_addr_r $ramdisk_addr $ramdisk_size &&" \
170 "nand read $fdt_addr_r $fdt_addr $fdt_size &&" \
cd5d9565 171 "run boot_common\0" \
99b85170 172 "tftpboot=tftpboot $kernel_addr_load $bootfile && " \
e037db0c
MY
173 "tftpboot $ramdisk_addr_r $ramdisk_file &&" \
174 "tftpboot $fdt_addr_r $fdt_file &&" \
d566f754 175 "run boot_common\0" \
99b85170 176 "__nfsboot=tftpboot $kernel_addr_load $bootfile && " \
d566f754
MY
177 "tftpboot $fdt_addr_r $fdt_file &&" \
178 "setenv ramdisk_addr_r - &&" \
cd5d9565 179 "run boot_common\0"
421376ae
MY
180#endif
181
182#define CONFIG_EXTRA_ENV_SETTINGS \
183 "netdev=eth0\0" \
c0df1faf 184 "initrd_high=0xffffffffffffffff\0" \
90a6e929 185 "nor_base=0x42000000\0" \
61a4f5bd 186 "sramupdate=setexpr tmp_addr $nor_base + 0x50000 &&" \
b7b43036 187 "tftpboot $tmp_addr $second_image && " \
c0efc314 188 "setexpr tmp_addr $nor_base + 0x70000 && " \
b7b43036 189 "tftpboot $tmp_addr $third_image\0" \
c231c436
MY
190 "emmcupdate=mmcsetn &&" \
191 "mmc partconf $mmc_first_dev 0 1 1 &&" \
b7b43036 192 "tftpboot $second_image && " \
c0efc314 193 "mmc write $loadaddr 0 100 && " \
b7b43036 194 "tftpboot $third_image && " \
c0efc314 195 "mmc write $loadaddr 100 700\0" \
421376ae 196 "nandupdate=nand erase 0 0x00100000 &&" \
b7b43036 197 "tftpboot $second_image && " \
c0efc314 198 "nand write $loadaddr 0 0x00020000 && " \
b7b43036 199 "tftpboot $third_image && " \
c0efc314 200 "nand write $loadaddr 0x00020000 0x000e0000\0" \
8d3064d9
MY
201 "usbupdate=usb start &&" \
202 "tftpboot $second_image && " \
203 "usb write $loadaddr 0 100 && " \
204 "tftpboot $third_image && " \
205 "usb write $loadaddr 100 700\0" \
b7b43036 206 BOOT_IMAGES \
421376ae 207 LINUXBOOT_ENV_SETTINGS
5894ca00 208
17bd4a21
MY
209#define CONFIG_SYS_BOOTMAPSZ 0x20000000
210
cf88affa 211#define CONFIG_SYS_SDRAM_BASE 0x80000000
3e9952be 212#define CONFIG_NR_DRAM_BANKS 3
5894ca00 213
3e0cfaa0
MY
214#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE)
215
216/* only for SPL */
00aa453e 217#if defined(CONFIG_ARCH_UNIPHIER_LD4) || \
ea65c980 218 defined(CONFIG_ARCH_UNIPHIER_SLD8)
f5d0b9b2 219#define CONFIG_SPL_TEXT_BASE 0x00040000
323d1f9d 220#else
f5d0b9b2
MY
221#define CONFIG_SPL_TEXT_BASE 0x00100000
222#endif
223
755c7d9a 224#define CONFIG_SPL_STACK (0x00100000)
a286039b 225
c0efc314 226#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
cbbc2d80 227
d085ecd6 228/* subtract sizeof(struct image_header) */
c0efc314 229#define CONFIG_SYS_UBOOT_BASE (0x70000 - 0x40)
5894ca00 230
d085ecd6 231#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
6a3cffe8 232#define CONFIG_SPL_MAX_FOOTPRINT 0x10000
86c3345a 233#define CONFIG_SPL_MAX_SIZE 0x10000
9d0c2ceb 234#define CONFIG_SPL_BSS_MAX_SIZE 0x2000
6a3cffe8 235
c0efc314
MY
236#define CONFIG_SPL_PAD_TO 0x20000
237
5894ca00 238#endif /* __CONFIG_UNIPHIER_COMMON_H__ */