]>
Commit | Line | Data |
---|---|---|
129ba616 | 1 | /* |
7c57f3e8 | 2 | * Copyright 2007-2008,2010-2011 Freescale Semiconductor, Inc. |
129ba616 | 3 | * |
1a459660 | 4 | * SPDX-License-Identifier: GPL-2.0+ |
129ba616 KG |
5 | */ |
6 | ||
7 | /* | |
8 | * mpc8572ds board configuration file | |
9 | * | |
10 | */ | |
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
15672c6d YS |
14 | #define CONFIG_SYS_GENERIC_BOARD |
15 | #define CONFIG_DISPLAY_BOARDINFO | |
16 | ||
509c4c4c KG |
17 | #include "../board/freescale/common/ics307_clk.h" |
18 | ||
d24f2d32 | 19 | #ifdef CONFIG_36BIT |
f9edcc10 KG |
20 | #define CONFIG_PHYS_64BIT |
21 | #endif | |
22 | ||
cb14e93b | 23 | #ifndef CONFIG_SYS_TEXT_BASE |
18025756 | 24 | #define CONFIG_SYS_TEXT_BASE 0xeff40000 |
cb14e93b KG |
25 | #endif |
26 | ||
7a577fda KG |
27 | #ifndef CONFIG_RESET_VECTOR_ADDRESS |
28 | #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc | |
29 | #endif | |
30 | ||
cb14e93b KG |
31 | #ifndef CONFIG_SYS_MONITOR_BASE |
32 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ | |
33 | #endif | |
34 | ||
129ba616 KG |
35 | /* High Level Configuration Options */ |
36 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
37 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
129ba616 KG |
38 | #define CONFIG_MPC8572 1 |
39 | #define CONFIG_MPC8572DS 1 | |
40 | #define CONFIG_MP 1 /* support multiple processors */ | |
129ba616 | 41 | |
c51fc5d5 | 42 | #define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */ |
129ba616 KG |
43 | #define CONFIG_PCI 1 /* Enable PCI/PCIE */ |
44 | #define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */ | |
45 | #define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */ | |
46 | #define CONFIG_PCIE3 1 /* PCIE controler 3 (ULI bridge) */ | |
47 | #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ | |
842033e6 | 48 | #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */ |
129ba616 | 49 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ |
0151cbac | 50 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
129ba616 KG |
51 | |
52 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ | |
53 | ||
54 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ | |
55 | #define CONFIG_ENV_OVERWRITE | |
56 | ||
509c4c4c KG |
57 | #define CONFIG_SYS_CLK_FREQ get_board_sys_clk() /* sysclk for MPC85xx */ |
58 | #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk() /* ddrclk for MPC85xx */ | |
4ca06607 | 59 | #define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 clock chip ref freq */ |
129ba616 KG |
60 | |
61 | /* | |
62 | * These can be toggled for performance analysis, otherwise use default. | |
63 | */ | |
64 | #define CONFIG_L2_CACHE /* toggle L2 cache */ | |
65 | #define CONFIG_BTB /* toggle branch predition */ | |
129ba616 KG |
66 | |
67 | #define CONFIG_ENABLE_36BIT_PHYS 1 | |
68 | ||
18af1c5f KG |
69 | #ifdef CONFIG_PHYS_64BIT |
70 | #define CONFIG_ADDR_MAP 1 | |
71 | #define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */ | |
72 | #endif | |
73 | ||
6d0f6bcf JCPV |
74 | #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */ |
75 | #define CONFIG_SYS_MEMTEST_END 0x7fffffff | |
129ba616 KG |
76 | #define CONFIG_PANIC_HANG /* do not reset board on panic */ |
77 | ||
cb14e93b KG |
78 | /* |
79 | * Config the L2 Cache as L2 SRAM | |
80 | */ | |
81 | #define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000 | |
82 | #ifdef CONFIG_PHYS_64BIT | |
83 | #define CONFIG_SYS_INIT_L2_ADDR_PHYS 0xff8f80000ull | |
84 | #else | |
85 | #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR | |
86 | #endif | |
87 | #define CONFIG_SYS_L2_SIZE (512 << 10) | |
88 | #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE) | |
89 | ||
e46fedfe TT |
90 | #define CONFIG_SYS_CCSRBAR 0xffe00000 |
91 | #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR | |
129ba616 | 92 | |
8d22ddca | 93 | #if defined(CONFIG_NAND_SPL) |
e46fedfe | 94 | #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE |
cb14e93b KG |
95 | #endif |
96 | ||
129ba616 | 97 | /* DDR Setup */ |
f8523cb0 | 98 | #define CONFIG_VERY_BIG_RAM |
5614e71b | 99 | #define CONFIG_SYS_FSL_DDR2 |
129ba616 KG |
100 | #undef CONFIG_FSL_DDR_INTERACTIVE |
101 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */ | |
102 | #define CONFIG_DDR_SPD | |
129ba616 | 103 | |
d34897d3 | 104 | #define CONFIG_DDR_ECC |
9b0ad1b1 | 105 | #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER |
129ba616 KG |
106 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef |
107 | ||
6d0f6bcf JCPV |
108 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 |
109 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
129ba616 KG |
110 | |
111 | #define CONFIG_NUM_DDR_CONTROLLERS 2 | |
112 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
113 | #define CONFIG_CHIP_SELECTS_PER_CTRL 2 | |
114 | ||
115 | /* I2C addresses of SPD EEPROMs */ | |
6d0f6bcf | 116 | #define CONFIG_SYS_SPD_BUS_NUM 1 /* SPD EEPROMS locate on I2C bus 1 */ |
129ba616 KG |
117 | #define SPD_EEPROM_ADDRESS1 0x51 /* CTLR 0 DIMM 0 */ |
118 | #define SPD_EEPROM_ADDRESS2 0x52 /* CTLR 1 DIMM 0 */ | |
119 | ||
120 | /* These are used when DDR doesn't use SPD. */ | |
dc889e86 DL |
121 | #define CONFIG_SYS_SDRAM_SIZE 512 /* DDR is 512MB */ |
122 | #define CONFIG_SYS_DDR_CS0_BNDS 0x0000001F | |
123 | #define CONFIG_SYS_DDR_CS0_CONFIG 0x80010202 /* Enable, no interleaving */ | |
124 | #define CONFIG_SYS_DDR_TIMING_3 0x00020000 | |
125 | #define CONFIG_SYS_DDR_TIMING_0 0x00260802 | |
126 | #define CONFIG_SYS_DDR_TIMING_1 0x626b2634 | |
127 | #define CONFIG_SYS_DDR_TIMING_2 0x062874cf | |
128 | #define CONFIG_SYS_DDR_MODE_1 0x00440462 | |
6d0f6bcf | 129 | #define CONFIG_SYS_DDR_MODE_2 0x00000000 |
dc889e86 | 130 | #define CONFIG_SYS_DDR_INTERVAL 0x0c300100 |
6d0f6bcf | 131 | #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef |
dc889e86 DL |
132 | #define CONFIG_SYS_DDR_CLK_CTRL 0x00800000 |
133 | #define CONFIG_SYS_DDR_OCD_CTRL 0x00000000 | |
6d0f6bcf | 134 | #define CONFIG_SYS_DDR_OCD_STATUS 0x00000000 |
dc889e86 DL |
135 | #define CONFIG_SYS_DDR_CONTROL 0xc3000008 /* Type = DDR2 */ |
136 | #define CONFIG_SYS_DDR_CONTROL2 0x24400000 | |
6d0f6bcf JCPV |
137 | |
138 | #define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d | |
139 | #define CONFIG_SYS_DDR_ERR_DIS 0x00000000 | |
140 | #define CONFIG_SYS_DDR_SBE 0x00010000 | |
129ba616 | 141 | |
129ba616 KG |
142 | /* |
143 | * Make sure required options are set | |
144 | */ | |
145 | #ifndef CONFIG_SPD_EEPROM | |
146 | #error ("CONFIG_SPD_EEPROM is required") | |
147 | #endif | |
148 | ||
149 | #undef CONFIG_CLOCKS_IN_MHZ | |
150 | ||
151 | /* | |
152 | * Memory map | |
153 | * | |
154 | * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable | |
155 | * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable | |
156 | * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable | |
157 | * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable | |
158 | * | |
159 | * Localbus cacheable (TBD) | |
160 | * 0xXXXX_XXXX 0xXXXX_XXXX SRAM YZ M Cacheable | |
161 | * | |
162 | * Localbus non-cacheable | |
163 | * 0xe000_0000 0xe80f_ffff Promjet/free 128M non-cacheable | |
164 | * 0xe800_0000 0xefff_ffff FLASH 128M non-cacheable | |
3cbd8231 | 165 | * 0xffa0_0000 0xffaf_ffff NAND 1M non-cacheable |
129ba616 KG |
166 | * 0xffdf_0000 0xffdf_7fff PIXIS 32K non-cacheable TLB0 |
167 | * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0 | |
168 | * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable | |
169 | */ | |
170 | ||
171 | /* | |
172 | * Local Bus Definitions | |
173 | */ | |
6d0f6bcf | 174 | #define CONFIG_SYS_FLASH_BASE 0xe0000000 /* start of FLASH 128M */ |
18af1c5f KG |
175 | #ifdef CONFIG_PHYS_64BIT |
176 | #define CONFIG_SYS_FLASH_BASE_PHYS 0xfe0000000ull | |
177 | #else | |
c953ddfd | 178 | #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE |
18af1c5f | 179 | #endif |
129ba616 | 180 | |
cb14e93b KG |
181 | |
182 | #define CONFIG_FLASH_BR_PRELIM \ | |
7ee41107 | 183 | (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000) | BR_PS_16 | BR_V) |
cb14e93b | 184 | #define CONFIG_FLASH_OR_PRELIM 0xf8000ff7 |
129ba616 | 185 | |
c953ddfd KG |
186 | #define CONFIG_SYS_BR1_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V) |
187 | #define CONFIG_SYS_OR1_PRELIM 0xf8000ff7 | |
129ba616 | 188 | |
18af1c5f | 189 | #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS} |
6d0f6bcf | 190 | #define CONFIG_SYS_FLASH_QUIET_TEST |
129ba616 KG |
191 | #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ |
192 | ||
6d0f6bcf JCPV |
193 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ |
194 | #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ | |
195 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
196 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
197 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
129ba616 | 198 | |
cb14e93b | 199 | #undef CONFIG_SYS_RAMBOOT |
129ba616 KG |
200 | |
201 | #define CONFIG_FLASH_CFI_DRIVER | |
6d0f6bcf JCPV |
202 | #define CONFIG_SYS_FLASH_CFI |
203 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
204 | #define CONFIG_SYS_FLASH_AMD_CHECK_DQ7 | |
129ba616 KG |
205 | |
206 | #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */ | |
207 | ||
558710b9 | 208 | #define CONFIG_HWCONFIG /* enable hwconfig */ |
129ba616 KG |
209 | #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */ |
210 | #define PIXIS_BASE 0xffdf0000 /* PIXIS registers */ | |
18af1c5f KG |
211 | #ifdef CONFIG_PHYS_64BIT |
212 | #define PIXIS_BASE_PHYS 0xfffdf0000ull | |
213 | #else | |
52b565f5 | 214 | #define PIXIS_BASE_PHYS PIXIS_BASE |
18af1c5f | 215 | #endif |
129ba616 | 216 | |
52b565f5 | 217 | #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V) |
6d0f6bcf | 218 | #define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32KB but only 4k mapped */ |
129ba616 KG |
219 | |
220 | #define PIXIS_ID 0x0 /* Board ID at offset 0 */ | |
221 | #define PIXIS_VER 0x1 /* Board version at offset 1 */ | |
222 | #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */ | |
223 | #define PIXIS_CSR 0x3 /* PIXIS General control/status register */ | |
224 | #define PIXIS_RST 0x4 /* PIXIS Reset Control register */ | |
225 | #define PIXIS_PWR 0x5 /* PIXIS Power status register */ | |
226 | #define PIXIS_AUX 0x6 /* Auxiliary 1 register */ | |
227 | #define PIXIS_SPD 0x7 /* Register for SYSCLK speed */ | |
228 | #define PIXIS_AUX2 0x8 /* Auxiliary 2 register */ | |
229 | #define PIXIS_VCTL 0x10 /* VELA Control Register */ | |
230 | #define PIXIS_VSTAT 0x11 /* VELA Status Register */ | |
231 | #define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */ | |
232 | #define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */ | |
233 | #define PIXIS_VCORE0 0x14 /* VELA VCORE0 Register */ | |
234 | #define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */ | |
6bb5b412 KG |
235 | #define PIXIS_VBOOT_LBMAP 0xc0 /* VBOOT - CFG_LBMAP */ |
236 | #define PIXIS_VBOOT_LBMAP_NOR0 0x00 /* cfg_lbmap - boot from NOR 0 */ | |
237 | #define PIXIS_VBOOT_LBMAP_PJET 0x01 /* cfg_lbmap - boot from projet */ | |
238 | #define PIXIS_VBOOT_LBMAP_NAND 0x02 /* cfg_lbmap - boot from NAND */ | |
239 | #define PIXIS_VBOOT_LBMAP_NOR1 0x03 /* cfg_lbmap - boot from NOR 1 */ | |
129ba616 KG |
240 | #define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */ |
241 | #define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */ | |
242 | #define PIXIS_VSPEED2 0x19 /* VELA VSpeed 2 */ | |
243 | #define PIXIS_VSYSCLK0 0x1C /* VELA SYSCLK0 Register */ | |
244 | #define PIXIS_VSYSCLK1 0x1D /* VELA SYSCLK1 Register */ | |
245 | #define PIXIS_VSYSCLK2 0x1E /* VELA SYSCLK2 Register */ | |
246 | #define PIXIS_VDDRCLK0 0x1F /* VELA DDRCLK0 Register */ | |
247 | #define PIXIS_VDDRCLK1 0x20 /* VELA DDRCLK1 Register */ | |
248 | #define PIXIS_VDDRCLK2 0x21 /* VELA DDRCLK2 Register */ | |
249 | #define PIXIS_VWATCH 0x24 /* Watchdog Register */ | |
250 | #define PIXIS_LED 0x25 /* LED Register */ | |
251 | ||
cb14e93b KG |
252 | #define PIXIS_SPD_SYSCLK_MASK 0x7 /* SYSCLK option */ |
253 | ||
129ba616 KG |
254 | /* old pixis referenced names */ |
255 | #define PIXIS_VCLKH 0x19 /* VELA VCLKH register */ | |
256 | #define PIXIS_VCLKL 0x1A /* VELA VCLKL register */ | |
6d0f6bcf | 257 | #define CONFIG_SYS_PIXIS_VBOOT_MASK 0xc0 |
7e183cad LY |
258 | #define PIXIS_VSPEED2_TSEC1SER 0x8 |
259 | #define PIXIS_VSPEED2_TSEC2SER 0x4 | |
260 | #define PIXIS_VSPEED2_TSEC3SER 0x2 | |
261 | #define PIXIS_VSPEED2_TSEC4SER 0x1 | |
262 | #define PIXIS_VCFGEN1_TSEC1SER 0x20 | |
263 | #define PIXIS_VCFGEN1_TSEC2SER 0x20 | |
264 | #define PIXIS_VCFGEN1_TSEC3SER 0x20 | |
265 | #define PIXIS_VCFGEN1_TSEC4SER 0x20 | |
266 | #define PIXIS_VSPEED2_MASK (PIXIS_VSPEED2_TSEC1SER \ | |
267 | | PIXIS_VSPEED2_TSEC2SER \ | |
268 | | PIXIS_VSPEED2_TSEC3SER \ | |
269 | | PIXIS_VSPEED2_TSEC4SER) | |
270 | #define PIXIS_VCFGEN1_MASK (PIXIS_VCFGEN1_TSEC1SER \ | |
271 | | PIXIS_VCFGEN1_TSEC2SER \ | |
272 | | PIXIS_VCFGEN1_TSEC3SER \ | |
273 | | PIXIS_VCFGEN1_TSEC4SER) | |
129ba616 | 274 | |
6d0f6bcf JCPV |
275 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
276 | #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */ | |
553f0982 | 277 | #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */ |
129ba616 | 278 | |
25ddd1fb | 279 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 280 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
129ba616 | 281 | |
6d0f6bcf JCPV |
282 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
283 | #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */ | |
129ba616 | 284 | |
cb14e93b | 285 | #ifndef CONFIG_NAND_SPL |
c013b749 | 286 | #define CONFIG_SYS_NAND_BASE 0xffa00000 |
18af1c5f KG |
287 | #ifdef CONFIG_PHYS_64BIT |
288 | #define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull | |
289 | #else | |
c013b749 | 290 | #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE |
18af1c5f | 291 | #endif |
cb14e93b KG |
292 | #else |
293 | #define CONFIG_SYS_NAND_BASE 0xfff00000 | |
294 | #ifdef CONFIG_PHYS_64BIT | |
295 | #define CONFIG_SYS_NAND_BASE_PHYS 0xffff00000ull | |
296 | #else | |
297 | #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE | |
298 | #endif | |
299 | #endif | |
300 | ||
c013b749 HW |
301 | #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE,\ |
302 | CONFIG_SYS_NAND_BASE + 0x40000, \ | |
303 | CONFIG_SYS_NAND_BASE + 0x80000,\ | |
304 | CONFIG_SYS_NAND_BASE + 0xC0000} | |
305 | #define CONFIG_SYS_MAX_NAND_DEVICE 4 | |
3cbd8231 WD |
306 | #define CONFIG_CMD_NAND 1 |
307 | #define CONFIG_NAND_FSL_ELBC 1 | |
c013b749 | 308 | #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) |
68ec9c85 PK |
309 | #define CONFIG_SYS_NAND_MAX_OOBFREE 5 |
310 | #define CONFIG_SYS_NAND_MAX_ECCPOS 56 | |
c013b749 | 311 | |
cb14e93b KG |
312 | /* NAND boot: 4K NAND loader config */ |
313 | #define CONFIG_SYS_NAND_SPL_SIZE 0x1000 | |
314 | #define CONFIG_SYS_NAND_U_BOOT_SIZE ((512 << 10) - 0x2000) | |
315 | #define CONFIG_SYS_NAND_U_BOOT_DST (CONFIG_SYS_INIT_L2_ADDR) | |
316 | #define CONFIG_SYS_NAND_U_BOOT_START \ | |
317 | (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_NAND_SPL_SIZE) | |
318 | #define CONFIG_SYS_NAND_U_BOOT_OFFS (0) | |
319 | #define CONFIG_SYS_NAND_U_BOOT_RELOC (CONFIG_SYS_INIT_L2_END - 0x2000) | |
320 | #define CONFIG_SYS_NAND_U_BOOT_RELOC_SP ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF) | |
321 | ||
322 | ||
c013b749 | 323 | /* NAND flash config */ |
a3055c58 | 324 | #define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ |
3cbd8231 WD |
325 | | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ |
326 | | BR_PS_8 /* Port Size = 8 bit */ \ | |
327 | | BR_MS_FCM /* MSEL = FCM */ \ | |
328 | | BR_V) /* valid */ | |
a3055c58 | 329 | #define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \ |
3cbd8231 WD |
330 | | OR_FCM_PGS /* Large Page*/ \ |
331 | | OR_FCM_CSCT \ | |
332 | | OR_FCM_CST \ | |
333 | | OR_FCM_CHT \ | |
334 | | OR_FCM_SCY_1 \ | |
335 | | OR_FCM_TRLX \ | |
336 | | OR_FCM_EHTR) | |
c013b749 | 337 | |
cb14e93b KG |
338 | #define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */ |
339 | #define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */ | |
a3055c58 MM |
340 | #define CONFIG_SYS_BR2_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */ |
341 | #define CONFIG_SYS_OR2_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ | |
7ee41107 | 342 | #define CONFIG_SYS_BR4_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x40000) \ |
3cbd8231 WD |
343 | | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ |
344 | | BR_PS_8 /* Port Size = 8 bit */ \ | |
345 | | BR_MS_FCM /* MSEL = FCM */ \ | |
346 | | BR_V) /* valid */ | |
a3055c58 | 347 | #define CONFIG_SYS_OR4_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ |
7ee41107 | 348 | #define CONFIG_SYS_BR5_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x80000)\ |
3cbd8231 WD |
349 | | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ |
350 | | BR_PS_8 /* Port Size = 8 bit */ \ | |
351 | | BR_MS_FCM /* MSEL = FCM */ \ | |
352 | | BR_V) /* valid */ | |
a3055c58 | 353 | #define CONFIG_SYS_OR5_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ |
c013b749 | 354 | |
7ee41107 | 355 | #define CONFIG_SYS_BR6_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0xc0000)\ |
3cbd8231 WD |
356 | | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ |
357 | | BR_PS_8 /* Port Size = 8 bit */ \ | |
358 | | BR_MS_FCM /* MSEL = FCM */ \ | |
359 | | BR_V) /* valid */ | |
a3055c58 | 360 | #define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ |
c013b749 HW |
361 | |
362 | ||
129ba616 KG |
363 | /* Serial Port - controlled on board with jumper J8 |
364 | * open - index 2 | |
365 | * shorted - index 1 | |
366 | */ | |
367 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
368 | #define CONFIG_SYS_NS16550 |
369 | #define CONFIG_SYS_NS16550_SERIAL | |
370 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
371 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
cb14e93b KG |
372 | #ifdef CONFIG_NAND_SPL |
373 | #define CONFIG_NS16550_MIN_FUNCTIONS | |
374 | #endif | |
129ba616 | 375 | |
6d0f6bcf | 376 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
129ba616 KG |
377 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
378 | ||
6d0f6bcf JCPV |
379 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) |
380 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
129ba616 KG |
381 | |
382 | /* Use the HUSH parser */ | |
6d0f6bcf | 383 | #define CONFIG_SYS_HUSH_PARSER |
129ba616 KG |
384 | |
385 | /* | |
386 | * Pass open firmware flat tree | |
387 | */ | |
388 | #define CONFIG_OF_LIBFDT 1 | |
389 | #define CONFIG_OF_BOARD_SETUP 1 | |
390 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 | |
391 | ||
129ba616 KG |
392 | /* new uImage format support */ |
393 | #define CONFIG_FIT 1 | |
394 | #define CONFIG_FIT_VERBOSE 1 /* enable fit_format_{error,warning}() */ | |
395 | ||
396 | /* I2C */ | |
00f792e0 HS |
397 | #define CONFIG_SYS_I2C |
398 | #define CONFIG_SYS_I2C_FSL | |
399 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
400 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
401 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 | |
402 | #define CONFIG_SYS_FSL_I2C2_SPEED 400000 | |
403 | #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F | |
404 | #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100 | |
405 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} } | |
6d0f6bcf | 406 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 |
129ba616 | 407 | |
445a7b38 HW |
408 | /* |
409 | * I2C2 EEPROM | |
410 | */ | |
411 | #define CONFIG_ID_EEPROM | |
412 | #ifdef CONFIG_ID_EEPROM | |
6d0f6bcf | 413 | #define CONFIG_SYS_I2C_EEPROM_NXID |
445a7b38 | 414 | #endif |
6d0f6bcf JCPV |
415 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 |
416 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
417 | #define CONFIG_SYS_EEPROM_BUS_NUM 1 | |
445a7b38 | 418 | |
129ba616 KG |
419 | /* |
420 | * General PCI | |
421 | * Memory space is mapped 1-1, but I/O space must start from 0. | |
422 | */ | |
423 | ||
129ba616 | 424 | /* controller 3, direct to uli, tgtid 3, Base address 8000 */ |
18ea5551 | 425 | #define CONFIG_SYS_PCIE3_NAME "ULI" |
5af0fdd8 | 426 | #define CONFIG_SYS_PCIE3_MEM_VIRT 0x80000000 |
18af1c5f | 427 | #ifdef CONFIG_PHYS_64BIT |
156984a3 | 428 | #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000 |
18af1c5f KG |
429 | #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc00000000ull |
430 | #else | |
ad97dce1 | 431 | #define CONFIG_SYS_PCIE3_MEM_BUS 0x80000000 |
5af0fdd8 | 432 | #define CONFIG_SYS_PCIE3_MEM_PHYS 0x80000000 |
18af1c5f | 433 | #endif |
6d0f6bcf | 434 | #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 435 | #define CONFIG_SYS_PCIE3_IO_VIRT 0xffc00000 |
5f91ef6a | 436 | #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000 |
18af1c5f KG |
437 | #ifdef CONFIG_PHYS_64BIT |
438 | #define CONFIG_SYS_PCIE3_IO_PHYS 0xfffc00000ull | |
439 | #else | |
6d0f6bcf | 440 | #define CONFIG_SYS_PCIE3_IO_PHYS 0xffc00000 |
18af1c5f | 441 | #endif |
6d0f6bcf | 442 | #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */ |
129ba616 KG |
443 | |
444 | /* controller 2, Slot 2, tgtid 2, Base address 9000 */ | |
18ea5551 | 445 | #define CONFIG_SYS_PCIE2_NAME "Slot 1" |
5af0fdd8 | 446 | #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000 |
18af1c5f | 447 | #ifdef CONFIG_PHYS_64BIT |
156984a3 | 448 | #define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000 |
18af1c5f KG |
449 | #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull |
450 | #else | |
ad97dce1 | 451 | #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000 |
5af0fdd8 | 452 | #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000 |
18af1c5f | 453 | #endif |
6d0f6bcf | 454 | #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 455 | #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000 |
5f91ef6a | 456 | #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 |
18af1c5f KG |
457 | #ifdef CONFIG_PHYS_64BIT |
458 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc10000ull | |
459 | #else | |
6d0f6bcf | 460 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000 |
18af1c5f | 461 | #endif |
6d0f6bcf | 462 | #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ |
129ba616 KG |
463 | |
464 | /* controller 1, Slot 1, tgtid 1, Base address a000 */ | |
18ea5551 | 465 | #define CONFIG_SYS_PCIE1_NAME "Slot 2" |
5af0fdd8 | 466 | #define CONFIG_SYS_PCIE1_MEM_VIRT 0xc0000000 |
18af1c5f | 467 | #ifdef CONFIG_PHYS_64BIT |
156984a3 | 468 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000 |
18af1c5f KG |
469 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc40000000ull |
470 | #else | |
ad97dce1 | 471 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xc0000000 |
5af0fdd8 | 472 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc0000000 |
18af1c5f | 473 | #endif |
6d0f6bcf | 474 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 475 | #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc20000 |
5f91ef6a | 476 | #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 |
18af1c5f KG |
477 | #ifdef CONFIG_PHYS_64BIT |
478 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc20000ull | |
479 | #else | |
6d0f6bcf | 480 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc20000 |
18af1c5f | 481 | #endif |
6d0f6bcf | 482 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ |
129ba616 KG |
483 | |
484 | #if defined(CONFIG_PCI) | |
485 | ||
486 | /*PCIE video card used*/ | |
aca5f018 | 487 | #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE1_IO_VIRT |
129ba616 KG |
488 | |
489 | /* video */ | |
490 | #define CONFIG_VIDEO | |
491 | ||
492 | #if defined(CONFIG_VIDEO) | |
493 | #define CONFIG_BIOSEMU | |
494 | #define CONFIG_CFB_CONSOLE | |
495 | #define CONFIG_VIDEO_SW_CURSOR | |
496 | #define CONFIG_VGA_AS_SINGLE_DEVICE | |
497 | #define CONFIG_ATI_RADEON_FB | |
498 | #define CONFIG_VIDEO_LOGO | |
499 | /*#define CONFIG_CONSOLE_CURSOR*/ | |
6d0f6bcf | 500 | #define CONFIG_SYS_ISA_IO_BASE_ADDRESS VIDEO_IO_OFFSET |
129ba616 KG |
501 | #endif |
502 | ||
129ba616 KG |
503 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
504 | ||
505 | #undef CONFIG_EEPRO100 | |
506 | #undef CONFIG_TULIP | |
507 | #undef CONFIG_RTL8139 | |
16855ec1 | 508 | #define CONFIG_E1000 /* Define e1000 pci Ethernet card */ |
129ba616 | 509 | |
129ba616 | 510 | #ifndef CONFIG_PCI_PNP |
5f91ef6a KG |
511 | #define PCI_ENET0_IOADDR CONFIG_SYS_PCIE3_IO_BUS |
512 | #define PCI_ENET0_MEMADDR CONFIG_SYS_PCIE3_IO_BUS | |
129ba616 KG |
513 | #define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */ |
514 | #endif | |
515 | ||
516 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
517 | #define CONFIG_DOS_PARTITION | |
518 | #define CONFIG_SCSI_AHCI | |
519 | ||
520 | #ifdef CONFIG_SCSI_AHCI | |
344ca0b4 | 521 | #define CONFIG_LIBATA |
129ba616 | 522 | #define CONFIG_SATA_ULI5288 |
6d0f6bcf JCPV |
523 | #define CONFIG_SYS_SCSI_MAX_SCSI_ID 4 |
524 | #define CONFIG_SYS_SCSI_MAX_LUN 1 | |
525 | #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN) | |
526 | #define CONFIG_SYS_SCSI_MAXDEVICE CONFIG_SYS_SCSI_MAX_DEVICE | |
129ba616 KG |
527 | #endif /* SCSI */ |
528 | ||
529 | #endif /* CONFIG_PCI */ | |
530 | ||
531 | ||
532 | #if defined(CONFIG_TSEC_ENET) | |
533 | ||
129ba616 KG |
534 | #define CONFIG_MII 1 /* MII PHY management */ |
535 | #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */ | |
536 | #define CONFIG_TSEC1 1 | |
537 | #define CONFIG_TSEC1_NAME "eTSEC1" | |
538 | #define CONFIG_TSEC2 1 | |
539 | #define CONFIG_TSEC2_NAME "eTSEC2" | |
540 | #define CONFIG_TSEC3 1 | |
541 | #define CONFIG_TSEC3_NAME "eTSEC3" | |
542 | #define CONFIG_TSEC4 1 | |
543 | #define CONFIG_TSEC4_NAME "eTSEC4" | |
544 | ||
7e183cad LY |
545 | #define CONFIG_PIXIS_SGMII_CMD |
546 | #define CONFIG_FSL_SGMII_RISER 1 | |
547 | #define SGMII_RISER_PHY_OFFSET 0x1c | |
548 | ||
549 | #ifdef CONFIG_FSL_SGMII_RISER | |
550 | #define CONFIG_SYS_TBIPA_VALUE 0x10 /* avoid conflict with eTSEC4 paddr */ | |
551 | #endif | |
552 | ||
129ba616 KG |
553 | #define TSEC1_PHY_ADDR 0 |
554 | #define TSEC2_PHY_ADDR 1 | |
555 | #define TSEC3_PHY_ADDR 2 | |
556 | #define TSEC4_PHY_ADDR 3 | |
557 | ||
558 | #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
559 | #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
560 | #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
561 | #define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
562 | ||
563 | #define TSEC1_PHYIDX 0 | |
564 | #define TSEC2_PHYIDX 0 | |
565 | #define TSEC3_PHYIDX 0 | |
566 | #define TSEC4_PHYIDX 0 | |
567 | ||
568 | #define CONFIG_ETHPRIME "eTSEC1" | |
569 | ||
570 | #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ | |
571 | #endif /* CONFIG_TSEC_ENET */ | |
572 | ||
573 | /* | |
574 | * Environment | |
575 | */ | |
cb14e93b KG |
576 | |
577 | #if defined(CONFIG_SYS_RAMBOOT) | |
cb14e93b | 578 | |
129ba616 | 579 | #else |
cb14e93b KG |
580 | #define CONFIG_ENV_IS_IN_FLASH 1 |
581 | #if CONFIG_SYS_MONITOR_BASE > 0xfff80000 | |
582 | #define CONFIG_ENV_ADDR 0xfff80000 | |
583 | #else | |
584 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) | |
585 | #endif | |
586 | #define CONFIG_ENV_SIZE 0x2000 | |
587 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ | |
129ba616 | 588 | #endif |
129ba616 KG |
589 | |
590 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 591 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
129ba616 KG |
592 | |
593 | /* | |
594 | * Command line configuration. | |
595 | */ | |
67f94476 | 596 | #define CONFIG_CMD_ERRATA |
129ba616 KG |
597 | #define CONFIG_CMD_IRQ |
598 | #define CONFIG_CMD_PING | |
599 | #define CONFIG_CMD_I2C | |
600 | #define CONFIG_CMD_MII | |
601 | #define CONFIG_CMD_ELF | |
199e262e | 602 | #define CONFIG_CMD_REGINFO |
129ba616 KG |
603 | |
604 | #if defined(CONFIG_PCI) | |
605 | #define CONFIG_CMD_PCI | |
129ba616 KG |
606 | #define CONFIG_CMD_SCSI |
607 | #define CONFIG_CMD_EXT2 | |
608 | #endif | |
609 | ||
863a3eac ZC |
610 | /* |
611 | * USB | |
612 | */ | |
613 | #define CONFIG_USB_EHCI | |
614 | ||
615 | #ifdef CONFIG_USB_EHCI | |
616 | #define CONFIG_CMD_USB | |
617 | #define CONFIG_USB_EHCI_PCI | |
618 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET | |
619 | #define CONFIG_USB_STORAGE | |
620 | #define CONFIG_PCI_EHCI_DEVICE 0 | |
621 | #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2 | |
622 | #endif | |
623 | ||
129ba616 KG |
624 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
625 | ||
626 | /* | |
627 | * Miscellaneous configurable options | |
628 | */ | |
6d0f6bcf | 629 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
5be58f5f KP |
630 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ |
631 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ | |
6d0f6bcf | 632 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
129ba616 | 633 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 634 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
129ba616 | 635 | #else |
6d0f6bcf | 636 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
129ba616 | 637 | #endif |
6d0f6bcf JCPV |
638 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
639 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
640 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
129ba616 KG |
641 | |
642 | /* | |
643 | * For booting Linux, the board info and command line data | |
a832ac41 | 644 | * have to be in the first 64 MB of memory, since this is |
129ba616 KG |
645 | * the maximum mapped by the Linux kernel during initialization. |
646 | */ | |
a832ac41 KG |
647 | #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/ |
648 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ | |
129ba616 | 649 | |
129ba616 KG |
650 | #if defined(CONFIG_CMD_KGDB) |
651 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ | |
129ba616 KG |
652 | #endif |
653 | ||
654 | /* | |
655 | * Environment Configuration | |
656 | */ | |
129ba616 KG |
657 | #if defined(CONFIG_TSEC_ENET) |
658 | #define CONFIG_HAS_ETH0 | |
129ba616 | 659 | #define CONFIG_HAS_ETH1 |
129ba616 | 660 | #define CONFIG_HAS_ETH2 |
129ba616 | 661 | #define CONFIG_HAS_ETH3 |
129ba616 KG |
662 | #endif |
663 | ||
664 | #define CONFIG_IPADDR 192.168.1.254 | |
665 | ||
666 | #define CONFIG_HOSTNAME unknown | |
8b3637c6 | 667 | #define CONFIG_ROOTPATH "/opt/nfsroot" |
b3f44c21 | 668 | #define CONFIG_BOOTFILE "uImage" |
129ba616 KG |
669 | #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */ |
670 | ||
671 | #define CONFIG_SERVERIP 192.168.1.1 | |
672 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
673 | #define CONFIG_NETMASK 255.255.255.0 | |
674 | ||
675 | /* default location for tftp and bootm */ | |
676 | #define CONFIG_LOADADDR 1000000 | |
677 | ||
678 | #define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */ | |
679 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ | |
680 | ||
681 | #define CONFIG_BAUDRATE 115200 | |
682 | ||
683 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
238e1467 | 684 | "hwconfig=fsl_ddr:ctlr_intlv=bank,bank_intlv=cs0_cs1,ecc=off\0" \ |
5368c55d MV |
685 | "netdev=eth0\0" \ |
686 | "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ | |
687 | "tftpflash=tftpboot $loadaddr $uboot; " \ | |
688 | "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
689 | " +$filesize; " \ | |
690 | "erase " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
691 | " +$filesize; " \ | |
692 | "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
693 | " $filesize; " \ | |
694 | "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
695 | " +$filesize; " \ | |
696 | "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
697 | " $filesize\0" \ | |
698 | "consoledev=ttyS0\0" \ | |
699 | "ramdiskaddr=2000000\0" \ | |
700 | "ramdiskfile=8572ds/ramdisk.uboot\0" \ | |
701 | "fdtaddr=c00000\0" \ | |
702 | "fdtfile=8572ds/mpc8572ds.dtb\0" \ | |
703 | "bdev=sda3\0" | |
129ba616 KG |
704 | |
705 | #define CONFIG_HDBOOT \ | |
706 | "setenv bootargs root=/dev/$bdev rw " \ | |
707 | "console=$consoledev,$baudrate $othbootargs;" \ | |
708 | "tftp $loadaddr $bootfile;" \ | |
709 | "tftp $fdtaddr $fdtfile;" \ | |
710 | "bootm $loadaddr - $fdtaddr" | |
711 | ||
712 | #define CONFIG_NFSBOOTCOMMAND \ | |
713 | "setenv bootargs root=/dev/nfs rw " \ | |
714 | "nfsroot=$serverip:$rootpath " \ | |
715 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
716 | "console=$consoledev,$baudrate $othbootargs;" \ | |
717 | "tftp $loadaddr $bootfile;" \ | |
718 | "tftp $fdtaddr $fdtfile;" \ | |
719 | "bootm $loadaddr - $fdtaddr" | |
720 | ||
721 | #define CONFIG_RAMBOOTCOMMAND \ | |
722 | "setenv bootargs root=/dev/ram rw " \ | |
723 | "console=$consoledev,$baudrate $othbootargs;" \ | |
724 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
725 | "tftp $loadaddr $bootfile;" \ | |
726 | "tftp $fdtaddr $fdtfile;" \ | |
727 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
728 | ||
729 | #define CONFIG_BOOTCOMMAND CONFIG_HDBOOT | |
730 | ||
731 | #endif /* __CONFIG_H */ |