]>
Commit | Line | Data |
---|---|---|
c906108c | 1 | /* Target-dependent code for the ALPHA architecture, for GDB, the GNU Debugger. |
0fd88904 | 2 | |
1d506c26 | 3 | Copyright (C) 1993-2024 Free Software Foundation, Inc. |
c906108c | 4 | |
c5aa993b | 5 | This file is part of GDB. |
c906108c | 6 | |
c5aa993b JM |
7 | This program is free software; you can redistribute it and/or modify |
8 | it under the terms of the GNU General Public License as published by | |
a9762ec7 | 9 | the Free Software Foundation; either version 3 of the License, or |
c5aa993b | 10 | (at your option) any later version. |
c906108c | 11 | |
c5aa993b JM |
12 | This program is distributed in the hope that it will be useful, |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
c906108c | 16 | |
c5aa993b | 17 | You should have received a copy of the GNU General Public License |
a9762ec7 | 18 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ |
c906108c | 19 | |
ec452525 | 20 | #include "extract-store-integer.h" |
d55e5aa6 | 21 | #include "frame.h" |
4de283e4 TT |
22 | #include "frame-unwind.h" |
23 | #include "frame-base.h" | |
82ca8957 | 24 | #include "dwarf2/frame.h" |
4de283e4 TT |
25 | #include "inferior.h" |
26 | #include "symtab.h" | |
27 | #include "value.h" | |
5b9707eb | 28 | #include "cli/cli-cmds.h" |
c906108c | 29 | #include "gdbcore.h" |
4de283e4 TT |
30 | #include "dis-asm.h" |
31 | #include "symfile.h" | |
d55e5aa6 | 32 | #include "objfiles.h" |
4de283e4 | 33 | #include "linespec.h" |
4e052eda | 34 | #include "regcache.h" |
615967cb | 35 | #include "reggroups.h" |
4de283e4 TT |
36 | #include "arch-utils.h" |
37 | #include "osabi.h" | |
4de283e4 | 38 | #include "infcall.h" |
07ea644b | 39 | #include "trad-frame.h" |
4de283e4 TT |
40 | |
41 | #include "elf-bfd.h" | |
42 | ||
43 | #include "alpha-tdep.h" | |
44 | #include <algorithm> | |
dc129d82 | 45 | |
3a48e6ff JG |
46 | /* Instruction decoding. The notations for registers, immediates and |
47 | opcodes are the same as the one used in Compaq's Alpha architecture | |
48 | handbook. */ | |
49 | ||
50 | #define INSN_OPCODE(insn) ((insn & 0xfc000000) >> 26) | |
51 | ||
52 | /* Memory instruction format */ | |
53 | #define MEM_RA(insn) ((insn & 0x03e00000) >> 21) | |
54 | #define MEM_RB(insn) ((insn & 0x001f0000) >> 16) | |
55 | #define MEM_DISP(insn) \ | |
56 | (((insn & 0x8000) == 0) ? (insn & 0xffff) : -((-insn) & 0xffff)) | |
57 | ||
58 | static const int lda_opcode = 0x08; | |
59 | static const int stq_opcode = 0x2d; | |
60 | ||
61 | /* Branch instruction format */ | |
62 | #define BR_RA(insn) MEM_RA(insn) | |
63 | ||
46ad3598 | 64 | static const int br_opcode = 0x30; |
3a48e6ff JG |
65 | static const int bne_opcode = 0x3d; |
66 | ||
67 | /* Operate instruction format */ | |
68 | #define OPR_FUNCTION(insn) ((insn & 0xfe0) >> 5) | |
69 | #define OPR_HAS_IMMEDIATE(insn) ((insn & 0x1000) == 0x1000) | |
70 | #define OPR_RA(insn) MEM_RA(insn) | |
71 | #define OPR_RC(insn) ((insn & 0x1f)) | |
72 | #define OPR_LIT(insn) ((insn & 0x1fe000) >> 13) | |
73 | ||
74 | static const int subq_opcode = 0x10; | |
75 | static const int subq_function = 0x29; | |
76 | ||
c906108c | 77 | \f |
515921d7 JB |
78 | /* Return the name of the REGNO register. |
79 | ||
80 | An empty name corresponds to a register number that used to | |
0963b4bd | 81 | be used for a virtual register. That virtual register has |
515921d7 JB |
82 | been removed, but the index is still reserved to maintain |
83 | compatibility with existing remote alpha targets. */ | |
84 | ||
fa88f677 | 85 | static const char * |
d93859e2 | 86 | alpha_register_name (struct gdbarch *gdbarch, int regno) |
636a6dfc | 87 | { |
5ab84872 | 88 | static const char * const register_names[] = |
636a6dfc JT |
89 | { |
90 | "v0", "t0", "t1", "t2", "t3", "t4", "t5", "t6", | |
91 | "t7", "s0", "s1", "s2", "s3", "s4", "s5", "fp", | |
92 | "a0", "a1", "a2", "a3", "a4", "a5", "t8", "t9", | |
93 | "t10", "t11", "ra", "t12", "at", "gp", "sp", "zero", | |
94 | "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7", | |
95 | "f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15", | |
96 | "f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23", | |
97 | "f24", "f25", "f26", "f27", "f28", "f29", "f30", "fpcr", | |
44d88583 | 98 | "pc", "", "unique" |
636a6dfc JT |
99 | }; |
100 | ||
69f6730d | 101 | static_assert (ALPHA_NUM_REGS == ARRAY_SIZE (register_names)); |
5ab84872 | 102 | return register_names[regno]; |
636a6dfc | 103 | } |
d734c450 | 104 | |
dc129d82 | 105 | static int |
64a3914f | 106 | alpha_cannot_fetch_register (struct gdbarch *gdbarch, int regno) |
d734c450 | 107 | { |
4a1be8d2 | 108 | return (strlen (alpha_register_name (gdbarch, regno)) == 0); |
d734c450 JT |
109 | } |
110 | ||
dc129d82 | 111 | static int |
64a3914f | 112 | alpha_cannot_store_register (struct gdbarch *gdbarch, int regno) |
d734c450 | 113 | { |
515921d7 | 114 | return (regno == ALPHA_ZERO_REGNUM |
dda83cd7 | 115 | || strlen (alpha_register_name (gdbarch, regno)) == 0); |
d734c450 JT |
116 | } |
117 | ||
dc129d82 | 118 | static struct type * |
c483c494 | 119 | alpha_register_type (struct gdbarch *gdbarch, int regno) |
0d056799 | 120 | { |
72667056 | 121 | if (regno == ALPHA_SP_REGNUM || regno == ALPHA_GP_REGNUM) |
0dfff4cb | 122 | return builtin_type (gdbarch)->builtin_data_ptr; |
72667056 | 123 | if (regno == ALPHA_PC_REGNUM) |
0dfff4cb | 124 | return builtin_type (gdbarch)->builtin_func_ptr; |
72667056 RH |
125 | |
126 | /* Don't need to worry about little vs big endian until | |
127 | some jerk tries to port to alpha-unicosmk. */ | |
b38b6be2 | 128 | if (regno >= ALPHA_FP0_REGNUM && regno < ALPHA_FP0_REGNUM + 31) |
27067745 | 129 | return builtin_type (gdbarch)->builtin_double; |
72667056 | 130 | |
df4df182 | 131 | return builtin_type (gdbarch)->builtin_int64; |
0d056799 | 132 | } |
f8453e34 | 133 | |
615967cb RH |
134 | /* Is REGNUM a member of REGGROUP? */ |
135 | ||
136 | static int | |
137 | alpha_register_reggroup_p (struct gdbarch *gdbarch, int regnum, | |
dbf5d61b | 138 | const struct reggroup *group) |
615967cb RH |
139 | { |
140 | /* Filter out any registers eliminated, but whose regnum is | |
141 | reserved for backward compatibility, e.g. the vfp. */ | |
637b2f86 | 142 | if (*gdbarch_register_name (gdbarch, regnum) == '\0') |
615967cb RH |
143 | return 0; |
144 | ||
df4a182b RH |
145 | if (group == all_reggroup) |
146 | return 1; | |
147 | ||
148 | /* Zero should not be saved or restored. Technically it is a general | |
149 | register (just as $f31 would be a float if we represented it), but | |
150 | there's no point displaying it during "info regs", so leave it out | |
151 | of all groups except for "all". */ | |
152 | if (regnum == ALPHA_ZERO_REGNUM) | |
153 | return 0; | |
154 | ||
155 | /* All other registers are saved and restored. */ | |
156 | if (group == save_reggroup || group == restore_reggroup) | |
615967cb RH |
157 | return 1; |
158 | ||
159 | /* All other groups are non-overlapping. */ | |
160 | ||
161 | /* Since this is really a PALcode memory slot... */ | |
162 | if (regnum == ALPHA_UNIQUE_REGNUM) | |
163 | return group == system_reggroup; | |
164 | ||
165 | /* Force the FPCR to be considered part of the floating point state. */ | |
166 | if (regnum == ALPHA_FPCR_REGNUM) | |
167 | return group == float_reggroup; | |
168 | ||
169 | if (regnum >= ALPHA_FP0_REGNUM && regnum < ALPHA_FP0_REGNUM + 31) | |
170 | return group == float_reggroup; | |
171 | else | |
172 | return group == general_reggroup; | |
173 | } | |
174 | ||
c483c494 RH |
175 | /* The following represents exactly the conversion performed by |
176 | the LDS instruction. This applies to both single-precision | |
177 | floating point and 32-bit integers. */ | |
178 | ||
179 | static void | |
e17a4113 | 180 | alpha_lds (struct gdbarch *gdbarch, void *out, const void *in) |
c483c494 | 181 | { |
e17a4113 | 182 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
9a3c8263 SM |
183 | ULONGEST mem |
184 | = extract_unsigned_integer ((const gdb_byte *) in, 4, byte_order); | |
c483c494 RH |
185 | ULONGEST frac = (mem >> 0) & 0x7fffff; |
186 | ULONGEST sign = (mem >> 31) & 1; | |
187 | ULONGEST exp_msb = (mem >> 30) & 1; | |
188 | ULONGEST exp_low = (mem >> 23) & 0x7f; | |
189 | ULONGEST exp, reg; | |
190 | ||
191 | exp = (exp_msb << 10) | exp_low; | |
192 | if (exp_msb) | |
193 | { | |
194 | if (exp_low == 0x7f) | |
195 | exp = 0x7ff; | |
196 | } | |
197 | else | |
198 | { | |
199 | if (exp_low != 0x00) | |
200 | exp |= 0x380; | |
201 | } | |
202 | ||
203 | reg = (sign << 63) | (exp << 52) | (frac << 29); | |
9a3c8263 | 204 | store_unsigned_integer ((gdb_byte *) out, 8, byte_order, reg); |
c483c494 RH |
205 | } |
206 | ||
207 | /* Similarly, this represents exactly the conversion performed by | |
208 | the STS instruction. */ | |
209 | ||
39efb398 | 210 | static void |
e17a4113 | 211 | alpha_sts (struct gdbarch *gdbarch, void *out, const void *in) |
c483c494 | 212 | { |
e17a4113 | 213 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
c483c494 RH |
214 | ULONGEST reg, mem; |
215 | ||
9a3c8263 | 216 | reg = extract_unsigned_integer ((const gdb_byte *) in, 8, byte_order); |
c483c494 | 217 | mem = ((reg >> 32) & 0xc0000000) | ((reg >> 29) & 0x3fffffff); |
9a3c8263 | 218 | store_unsigned_integer ((gdb_byte *) out, 4, byte_order, mem); |
c483c494 RH |
219 | } |
220 | ||
d2427a71 RH |
221 | /* The alpha needs a conversion between register and memory format if the |
222 | register is a floating point register and memory format is float, as the | |
223 | register format must be double or memory format is an integer with 4 | |
68fce50f | 224 | bytes, as the representation of integers in floating point |
0963b4bd | 225 | registers is different. */ |
d2427a71 | 226 | |
c483c494 | 227 | static int |
0963b4bd MS |
228 | alpha_convert_register_p (struct gdbarch *gdbarch, int regno, |
229 | struct type *type) | |
14696584 | 230 | { |
83acabca | 231 | return (regno >= ALPHA_FP0_REGNUM && regno < ALPHA_FP0_REGNUM + 31 |
df86565b | 232 | && type->length () == 4); |
14696584 RH |
233 | } |
234 | ||
8dccd430 | 235 | static int |
8480a37e | 236 | alpha_register_to_value (const frame_info_ptr &frame, int regnum, |
8dccd430 PA |
237 | struct type *valtype, gdb_byte *out, |
238 | int *optimizedp, int *unavailablep) | |
5868c862 | 239 | { |
8dccd430 | 240 | struct gdbarch *gdbarch = get_frame_arch (frame); |
fbe654c8 | 241 | struct value *value = get_frame_register_value (frame, regnum); |
2a1ce6ec | 242 | |
fbe654c8 | 243 | gdb_assert (value != NULL); |
d00664db TT |
244 | *optimizedp = value->optimized_out (); |
245 | *unavailablep = !value->entirely_available (); | |
fbe654c8 AH |
246 | |
247 | if (*optimizedp || *unavailablep) | |
248 | { | |
249 | release_value (value); | |
fbe654c8 AH |
250 | return 0; |
251 | } | |
252 | ||
253 | /* Convert to VALTYPE. */ | |
8dccd430 | 254 | |
df86565b | 255 | gdb_assert (valtype->length () == 4); |
efaf1ae0 | 256 | alpha_sts (gdbarch, out, value->contents_all ().data ()); |
fbe654c8 AH |
257 | |
258 | release_value (value); | |
68fce50f | 259 | return 1; |
d2427a71 | 260 | } |
5868c862 | 261 | |
d2427a71 | 262 | static void |
8480a37e | 263 | alpha_value_to_register (const frame_info_ptr &frame, int regnum, |
5b819568 | 264 | struct type *valtype, const gdb_byte *in) |
d2427a71 | 265 | { |
f6e3d557 | 266 | int reg_size = register_size (get_frame_arch (frame), regnum); |
df86565b | 267 | gdb_assert (valtype->length () == 4); |
f6e3d557 | 268 | gdb_assert (reg_size <= ALPHA_REGISTER_SIZE); |
68fce50f | 269 | |
f6e3d557 SM |
270 | gdb_byte out[ALPHA_REGISTER_SIZE]; |
271 | alpha_lds (get_frame_arch (frame), out, in); | |
584468de | 272 | |
f6e3d557 | 273 | auto out_view = gdb::make_array_view (out, reg_size); |
584468de | 274 | put_frame_register (get_next_frame_sentinel_okay (frame), regnum, out_view); |
5868c862 JT |
275 | } |
276 | ||
d2427a71 RH |
277 | \f |
278 | /* The alpha passes the first six arguments in the registers, the rest on | |
c88e30c0 RH |
279 | the stack. The register arguments are stored in ARG_REG_BUFFER, and |
280 | then moved into the register file; this simplifies the passing of a | |
281 | large struct which extends from the registers to the stack, plus avoids | |
282 | three ptrace invocations per word. | |
283 | ||
284 | We don't bother tracking which register values should go in integer | |
285 | regs or fp regs; we load the same values into both. | |
286 | ||
d2427a71 RH |
287 | If the called function is returning a structure, the address of the |
288 | structure to be returned is passed as a hidden first argument. */ | |
c906108c | 289 | |
d2427a71 | 290 | static CORE_ADDR |
7d9b040b | 291 | alpha_push_dummy_call (struct gdbarch *gdbarch, struct value *function, |
c88e30c0 RH |
292 | struct regcache *regcache, CORE_ADDR bp_addr, |
293 | int nargs, struct value **args, CORE_ADDR sp, | |
cf84fa6b AH |
294 | function_call_return_method return_method, |
295 | CORE_ADDR struct_addr) | |
c906108c | 296 | { |
e17a4113 | 297 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
d2427a71 | 298 | int i; |
cf84fa6b | 299 | int accumulate_size = (return_method == return_method_struct) ? 8 : 0; |
d2427a71 | 300 | struct alpha_arg |
c906108c | 301 | { |
f42a0a33 | 302 | const gdb_byte *contents; |
d2427a71 RH |
303 | int len; |
304 | int offset; | |
305 | }; | |
8d749320 | 306 | struct alpha_arg *alpha_args = XALLOCAVEC (struct alpha_arg, nargs); |
52f0bd74 | 307 | struct alpha_arg *m_arg; |
2a1ce6ec | 308 | gdb_byte arg_reg_buffer[ALPHA_REGISTER_SIZE * ALPHA_NUM_ARG_REGS]; |
d2427a71 | 309 | int required_arg_regs; |
7d9b040b | 310 | CORE_ADDR func_addr = find_function_addr (function, NULL); |
c906108c | 311 | |
c88e30c0 RH |
312 | /* The ABI places the address of the called function in T12. */ |
313 | regcache_cooked_write_signed (regcache, ALPHA_T12_REGNUM, func_addr); | |
314 | ||
315 | /* Set the return address register to point to the entry point | |
316 | of the program, where a breakpoint lies in wait. */ | |
317 | regcache_cooked_write_signed (regcache, ALPHA_RA_REGNUM, bp_addr); | |
318 | ||
319 | /* Lay out the arguments in memory. */ | |
d2427a71 RH |
320 | for (i = 0, m_arg = alpha_args; i < nargs; i++, m_arg++) |
321 | { | |
322 | struct value *arg = args[i]; | |
d0c97917 | 323 | struct type *arg_type = check_typedef (arg->type ()); |
c88e30c0 | 324 | |
d2427a71 | 325 | /* Cast argument to long if necessary as the compiler does it too. */ |
78134374 | 326 | switch (arg_type->code ()) |
c906108c | 327 | { |
d2427a71 RH |
328 | case TYPE_CODE_INT: |
329 | case TYPE_CODE_BOOL: | |
330 | case TYPE_CODE_CHAR: | |
331 | case TYPE_CODE_RANGE: | |
332 | case TYPE_CODE_ENUM: | |
df86565b | 333 | if (arg_type->length () == 4) |
d2427a71 | 334 | { |
0ede8eca RH |
335 | /* 32-bit values must be sign-extended to 64 bits |
336 | even if the base data type is unsigned. */ | |
df4df182 | 337 | arg_type = builtin_type (gdbarch)->builtin_int32; |
0ede8eca RH |
338 | arg = value_cast (arg_type, arg); |
339 | } | |
df86565b | 340 | if (arg_type->length () < ALPHA_REGISTER_SIZE) |
0ede8eca | 341 | { |
df4df182 | 342 | arg_type = builtin_type (gdbarch)->builtin_int64; |
d2427a71 RH |
343 | arg = value_cast (arg_type, arg); |
344 | } | |
345 | break; | |
7b5e1cb3 | 346 | |
c88e30c0 RH |
347 | case TYPE_CODE_FLT: |
348 | /* "float" arguments loaded in registers must be passed in | |
349 | register format, aka "double". */ | |
350 | if (accumulate_size < sizeof (arg_reg_buffer) | |
df86565b | 351 | && arg_type->length () == 4) |
c88e30c0 | 352 | { |
27067745 | 353 | arg_type = builtin_type (gdbarch)->builtin_double; |
c88e30c0 RH |
354 | arg = value_cast (arg_type, arg); |
355 | } | |
356 | /* Tru64 5.1 has a 128-bit long double, and passes this by | |
357 | invisible reference. No one else uses this data type. */ | |
df86565b | 358 | else if (arg_type->length () == 16) |
c88e30c0 RH |
359 | { |
360 | /* Allocate aligned storage. */ | |
361 | sp = (sp & -16) - 16; | |
362 | ||
363 | /* Write the real data into the stack. */ | |
efaf1ae0 | 364 | write_memory (sp, arg->contents ().data (), 16); |
c88e30c0 RH |
365 | |
366 | /* Construct the indirection. */ | |
367 | arg_type = lookup_pointer_type (arg_type); | |
368 | arg = value_from_pointer (arg_type, sp); | |
369 | } | |
370 | break; | |
7b5e1cb3 RH |
371 | |
372 | case TYPE_CODE_COMPLEX: | |
373 | /* ??? The ABI says that complex values are passed as two | |
374 | separate scalar values. This distinction only matters | |
375 | for complex float. However, GCC does not implement this. */ | |
376 | ||
377 | /* Tru64 5.1 has a 128-bit long double, and passes this by | |
378 | invisible reference. */ | |
df86565b | 379 | if (arg_type->length () == 32) |
7b5e1cb3 RH |
380 | { |
381 | /* Allocate aligned storage. */ | |
382 | sp = (sp & -16) - 16; | |
383 | ||
384 | /* Write the real data into the stack. */ | |
efaf1ae0 | 385 | write_memory (sp, arg->contents ().data (), 32); |
7b5e1cb3 RH |
386 | |
387 | /* Construct the indirection. */ | |
388 | arg_type = lookup_pointer_type (arg_type); | |
389 | arg = value_from_pointer (arg_type, sp); | |
390 | } | |
391 | break; | |
392 | ||
d2427a71 RH |
393 | default: |
394 | break; | |
c906108c | 395 | } |
df86565b | 396 | m_arg->len = arg_type->length (); |
d2427a71 RH |
397 | m_arg->offset = accumulate_size; |
398 | accumulate_size = (accumulate_size + m_arg->len + 7) & ~7; | |
efaf1ae0 | 399 | m_arg->contents = arg->contents ().data (); |
c906108c SS |
400 | } |
401 | ||
d2427a71 RH |
402 | /* Determine required argument register loads, loading an argument register |
403 | is expensive as it uses three ptrace calls. */ | |
404 | required_arg_regs = accumulate_size / 8; | |
405 | if (required_arg_regs > ALPHA_NUM_ARG_REGS) | |
406 | required_arg_regs = ALPHA_NUM_ARG_REGS; | |
c906108c | 407 | |
d2427a71 | 408 | /* Make room for the arguments on the stack. */ |
c88e30c0 RH |
409 | if (accumulate_size < sizeof(arg_reg_buffer)) |
410 | accumulate_size = 0; | |
411 | else | |
412 | accumulate_size -= sizeof(arg_reg_buffer); | |
d2427a71 | 413 | sp -= accumulate_size; |
c906108c | 414 | |
c88e30c0 | 415 | /* Keep sp aligned to a multiple of 16 as the ABI requires. */ |
d2427a71 | 416 | sp &= ~15; |
c906108c | 417 | |
d2427a71 RH |
418 | /* `Push' arguments on the stack. */ |
419 | for (i = nargs; m_arg--, --i >= 0;) | |
c906108c | 420 | { |
f42a0a33 | 421 | const gdb_byte *contents = m_arg->contents; |
c88e30c0 RH |
422 | int offset = m_arg->offset; |
423 | int len = m_arg->len; | |
424 | ||
425 | /* Copy the bytes destined for registers into arg_reg_buffer. */ | |
426 | if (offset < sizeof(arg_reg_buffer)) | |
427 | { | |
428 | if (offset + len <= sizeof(arg_reg_buffer)) | |
429 | { | |
430 | memcpy (arg_reg_buffer + offset, contents, len); | |
431 | continue; | |
432 | } | |
433 | else | |
434 | { | |
435 | int tlen = sizeof(arg_reg_buffer) - offset; | |
436 | memcpy (arg_reg_buffer + offset, contents, tlen); | |
437 | offset += tlen; | |
438 | contents += tlen; | |
439 | len -= tlen; | |
440 | } | |
441 | } | |
442 | ||
443 | /* Everything else goes to the stack. */ | |
444 | write_memory (sp + offset - sizeof(arg_reg_buffer), contents, len); | |
c906108c | 445 | } |
cf84fa6b | 446 | if (return_method == return_method_struct) |
e17a4113 UW |
447 | store_unsigned_integer (arg_reg_buffer, ALPHA_REGISTER_SIZE, |
448 | byte_order, struct_addr); | |
c906108c | 449 | |
d2427a71 RH |
450 | /* Load the argument registers. */ |
451 | for (i = 0; i < required_arg_regs; i++) | |
452 | { | |
b66f5587 SM |
453 | regcache->cooked_write (ALPHA_A0_REGNUM + i, |
454 | arg_reg_buffer + i * ALPHA_REGISTER_SIZE); | |
455 | regcache->cooked_write (ALPHA_FPA0_REGNUM + i, | |
456 | arg_reg_buffer + i * ALPHA_REGISTER_SIZE); | |
d2427a71 | 457 | } |
c906108c | 458 | |
09cc52fd RH |
459 | /* Finally, update the stack pointer. */ |
460 | regcache_cooked_write_signed (regcache, ALPHA_SP_REGNUM, sp); | |
461 | ||
c88e30c0 | 462 | return sp; |
c906108c SS |
463 | } |
464 | ||
5ec2bb99 RH |
465 | /* Extract from REGCACHE the value about to be returned from a function |
466 | and copy it into VALBUF. */ | |
d2427a71 | 467 | |
dc129d82 | 468 | static void |
5ec2bb99 | 469 | alpha_extract_return_value (struct type *valtype, struct regcache *regcache, |
5b819568 | 470 | gdb_byte *valbuf) |
140f9984 | 471 | { |
ac7936df | 472 | struct gdbarch *gdbarch = regcache->arch (); |
e17a4113 | 473 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
2a1ce6ec | 474 | gdb_byte raw_buffer[ALPHA_REGISTER_SIZE]; |
5ec2bb99 RH |
475 | ULONGEST l; |
476 | ||
78134374 | 477 | switch (valtype->code ()) |
5ec2bb99 RH |
478 | { |
479 | case TYPE_CODE_FLT: | |
df86565b | 480 | switch (valtype->length ()) |
5ec2bb99 RH |
481 | { |
482 | case 4: | |
dca08e1f | 483 | regcache->cooked_read (ALPHA_FP0_REGNUM, raw_buffer); |
e17a4113 | 484 | alpha_sts (gdbarch, valbuf, raw_buffer); |
5ec2bb99 RH |
485 | break; |
486 | ||
487 | case 8: | |
dca08e1f | 488 | regcache->cooked_read (ALPHA_FP0_REGNUM, valbuf); |
5ec2bb99 RH |
489 | break; |
490 | ||
24064b5c RH |
491 | case 16: |
492 | regcache_cooked_read_unsigned (regcache, ALPHA_V0_REGNUM, &l); | |
493 | read_memory (l, valbuf, 16); | |
494 | break; | |
495 | ||
5ec2bb99 | 496 | default: |
f34652de | 497 | internal_error (_("unknown floating point width")); |
5ec2bb99 RH |
498 | } |
499 | break; | |
500 | ||
7b5e1cb3 | 501 | case TYPE_CODE_COMPLEX: |
df86565b | 502 | switch (valtype->length ()) |
7b5e1cb3 RH |
503 | { |
504 | case 8: | |
505 | /* ??? This isn't correct wrt the ABI, but it's what GCC does. */ | |
dca08e1f | 506 | regcache->cooked_read (ALPHA_FP0_REGNUM, valbuf); |
7b5e1cb3 RH |
507 | break; |
508 | ||
509 | case 16: | |
dca08e1f SM |
510 | regcache->cooked_read (ALPHA_FP0_REGNUM, valbuf); |
511 | regcache->cooked_read (ALPHA_FP0_REGNUM + 1, valbuf + 8); | |
7b5e1cb3 RH |
512 | break; |
513 | ||
514 | case 32: | |
a9933661 | 515 | regcache_cooked_read_unsigned (regcache, ALPHA_V0_REGNUM, &l); |
7b5e1cb3 RH |
516 | read_memory (l, valbuf, 32); |
517 | break; | |
518 | ||
519 | default: | |
f34652de | 520 | internal_error (_("unknown floating point width")); |
7b5e1cb3 RH |
521 | } |
522 | break; | |
523 | ||
5ec2bb99 RH |
524 | default: |
525 | /* Assume everything else degenerates to an integer. */ | |
526 | regcache_cooked_read_unsigned (regcache, ALPHA_V0_REGNUM, &l); | |
df86565b | 527 | store_unsigned_integer (valbuf, valtype->length (), byte_order, l); |
5ec2bb99 RH |
528 | break; |
529 | } | |
140f9984 JT |
530 | } |
531 | ||
5ec2bb99 RH |
532 | /* Insert the given value into REGCACHE as if it was being |
533 | returned by a function. */ | |
0d056799 | 534 | |
d2427a71 | 535 | static void |
5ec2bb99 | 536 | alpha_store_return_value (struct type *valtype, struct regcache *regcache, |
5b819568 | 537 | const gdb_byte *valbuf) |
c906108c | 538 | { |
ac7936df | 539 | struct gdbarch *gdbarch = regcache->arch (); |
2a1ce6ec | 540 | gdb_byte raw_buffer[ALPHA_REGISTER_SIZE]; |
5ec2bb99 | 541 | ULONGEST l; |
d2427a71 | 542 | |
78134374 | 543 | switch (valtype->code ()) |
c906108c | 544 | { |
5ec2bb99 | 545 | case TYPE_CODE_FLT: |
df86565b | 546 | switch (valtype->length ()) |
5ec2bb99 RH |
547 | { |
548 | case 4: | |
e17a4113 | 549 | alpha_lds (gdbarch, raw_buffer, valbuf); |
b66f5587 | 550 | regcache->cooked_write (ALPHA_FP0_REGNUM, raw_buffer); |
f75d70cc | 551 | break; |
5ec2bb99 RH |
552 | |
553 | case 8: | |
b66f5587 | 554 | regcache->cooked_write (ALPHA_FP0_REGNUM, valbuf); |
5ec2bb99 RH |
555 | break; |
556 | ||
24064b5c RH |
557 | case 16: |
558 | /* FIXME: 128-bit long doubles are returned like structures: | |
559 | by writing into indirect storage provided by the caller | |
560 | as the first argument. */ | |
323e0a4a | 561 | error (_("Cannot set a 128-bit long double return value.")); |
24064b5c | 562 | |
5ec2bb99 | 563 | default: |
f34652de | 564 | internal_error (_("unknown floating point width")); |
5ec2bb99 RH |
565 | } |
566 | break; | |
d2427a71 | 567 | |
7b5e1cb3 | 568 | case TYPE_CODE_COMPLEX: |
df86565b | 569 | switch (valtype->length ()) |
7b5e1cb3 RH |
570 | { |
571 | case 8: | |
572 | /* ??? This isn't correct wrt the ABI, but it's what GCC does. */ | |
b66f5587 | 573 | regcache->cooked_write (ALPHA_FP0_REGNUM, valbuf); |
7b5e1cb3 RH |
574 | break; |
575 | ||
576 | case 16: | |
b66f5587 SM |
577 | regcache->cooked_write (ALPHA_FP0_REGNUM, valbuf); |
578 | regcache->cooked_write (ALPHA_FP0_REGNUM + 1, valbuf + 8); | |
7b5e1cb3 RH |
579 | break; |
580 | ||
581 | case 32: | |
582 | /* FIXME: 128-bit long doubles are returned like structures: | |
583 | by writing into indirect storage provided by the caller | |
584 | as the first argument. */ | |
323e0a4a | 585 | error (_("Cannot set a 128-bit long double return value.")); |
7b5e1cb3 RH |
586 | |
587 | default: | |
f34652de | 588 | internal_error (_("unknown floating point width")); |
7b5e1cb3 RH |
589 | } |
590 | break; | |
591 | ||
5ec2bb99 RH |
592 | default: |
593 | /* Assume everything else degenerates to an integer. */ | |
0ede8eca RH |
594 | /* 32-bit values must be sign-extended to 64 bits |
595 | even if the base data type is unsigned. */ | |
df86565b | 596 | if (valtype->length () == 4) |
df4df182 | 597 | valtype = builtin_type (gdbarch)->builtin_int32; |
5ec2bb99 RH |
598 | l = unpack_long (valtype, valbuf); |
599 | regcache_cooked_write_unsigned (regcache, ALPHA_V0_REGNUM, l); | |
600 | break; | |
601 | } | |
c906108c SS |
602 | } |
603 | ||
9823e921 | 604 | static enum return_value_convention |
6a3a010b | 605 | alpha_return_value (struct gdbarch *gdbarch, struct value *function, |
c055b101 CV |
606 | struct type *type, struct regcache *regcache, |
607 | gdb_byte *readbuf, const gdb_byte *writebuf) | |
9823e921 | 608 | { |
78134374 | 609 | enum type_code code = type->code (); |
08106042 | 610 | alpha_gdbarch_tdep *tdep = gdbarch_tdep<alpha_gdbarch_tdep> (gdbarch); |
9823e921 RH |
611 | |
612 | if ((code == TYPE_CODE_STRUCT | |
613 | || code == TYPE_CODE_UNION | |
614 | || code == TYPE_CODE_ARRAY) | |
345bd07c | 615 | && tdep->return_in_memory (type)) |
9823e921 RH |
616 | { |
617 | if (readbuf) | |
618 | { | |
619 | ULONGEST addr; | |
620 | regcache_raw_read_unsigned (regcache, ALPHA_V0_REGNUM, &addr); | |
df86565b | 621 | read_memory (addr, readbuf, type->length ()); |
9823e921 RH |
622 | } |
623 | ||
624 | return RETURN_VALUE_ABI_RETURNS_ADDRESS; | |
625 | } | |
626 | ||
627 | if (readbuf) | |
628 | alpha_extract_return_value (type, regcache, readbuf); | |
629 | if (writebuf) | |
630 | alpha_store_return_value (type, regcache, writebuf); | |
631 | ||
632 | return RETURN_VALUE_REGISTER_CONVENTION; | |
633 | } | |
634 | ||
635 | static int | |
636 | alpha_return_in_memory_always (struct type *type) | |
637 | { | |
638 | return 1; | |
639 | } | |
d2427a71 | 640 | \f |
c906108c | 641 | |
04180708 | 642 | constexpr gdb_byte alpha_break_insn[] = { 0x80, 0, 0, 0 }; /* call_pal bpt */ |
598cc9dc | 643 | |
04180708 | 644 | typedef BP_MANIPULATION (alpha_break_insn) alpha_breakpoint; |
c906108c | 645 | |
d2427a71 RH |
646 | \f |
647 | /* This returns the PC of the first insn after the prologue. | |
648 | If we can't find the prologue, then return 0. */ | |
c906108c | 649 | |
d2427a71 RH |
650 | CORE_ADDR |
651 | alpha_after_prologue (CORE_ADDR pc) | |
c906108c | 652 | { |
d2427a71 RH |
653 | struct symtab_and_line sal; |
654 | CORE_ADDR func_addr, func_end; | |
c906108c | 655 | |
d2427a71 | 656 | if (!find_pc_partial_function (pc, NULL, &func_addr, &func_end)) |
c5aa993b | 657 | return 0; |
c906108c | 658 | |
d2427a71 RH |
659 | sal = find_pc_line (func_addr, 0); |
660 | if (sal.end < func_end) | |
661 | return sal.end; | |
c5aa993b | 662 | |
d2427a71 RH |
663 | /* The line after the prologue is after the end of the function. In this |
664 | case, tell the caller to find the prologue the hard way. */ | |
665 | return 0; | |
c906108c SS |
666 | } |
667 | ||
d2427a71 RH |
668 | /* Read an instruction from memory at PC, looking through breakpoints. */ |
669 | ||
670 | unsigned int | |
e17a4113 | 671 | alpha_read_insn (struct gdbarch *gdbarch, CORE_ADDR pc) |
c906108c | 672 | { |
e17a4113 | 673 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
e8d2d628 | 674 | gdb_byte buf[ALPHA_INSN_SIZE]; |
d09f2c3f | 675 | int res; |
c5aa993b | 676 | |
d09f2c3f PA |
677 | res = target_read_memory (pc, buf, sizeof (buf)); |
678 | if (res != 0) | |
679 | memory_error (TARGET_XFER_E_IO, pc); | |
e17a4113 | 680 | return extract_unsigned_integer (buf, sizeof (buf), byte_order); |
d2427a71 | 681 | } |
c5aa993b | 682 | |
d2427a71 RH |
683 | /* To skip prologues, I use this predicate. Returns either PC itself |
684 | if the code at PC does not look like a function prologue; otherwise | |
685 | returns an address that (if we're lucky) follows the prologue. If | |
686 | LENIENT, then we must skip everything which is involved in setting | |
687 | up the frame (it's OK to skip more, just so long as we don't skip | |
688 | anything which might clobber the registers which are being saved. */ | |
c906108c | 689 | |
d2427a71 | 690 | static CORE_ADDR |
6093d2eb | 691 | alpha_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc) |
d2427a71 RH |
692 | { |
693 | unsigned long inst; | |
694 | int offset; | |
695 | CORE_ADDR post_prologue_pc; | |
e8d2d628 | 696 | gdb_byte buf[ALPHA_INSN_SIZE]; |
c906108c | 697 | |
d2427a71 RH |
698 | /* Silently return the unaltered pc upon memory errors. |
699 | This could happen on OSF/1 if decode_line_1 tries to skip the | |
700 | prologue for quickstarted shared library functions when the | |
701 | shared library is not yet mapped in. | |
702 | Reading target memory is slow over serial lines, so we perform | |
703 | this check only if the target has shared libraries (which all | |
704 | Alpha targets do). */ | |
e8d2d628 | 705 | if (target_read_memory (pc, buf, sizeof (buf))) |
d2427a71 | 706 | return pc; |
c906108c | 707 | |
d2427a71 RH |
708 | /* See if we can determine the end of the prologue via the symbol table. |
709 | If so, then return either PC, or the PC after the prologue, whichever | |
710 | is greater. */ | |
c906108c | 711 | |
d2427a71 RH |
712 | post_prologue_pc = alpha_after_prologue (pc); |
713 | if (post_prologue_pc != 0) | |
325fac50 | 714 | return std::max (pc, post_prologue_pc); |
c906108c | 715 | |
d2427a71 RH |
716 | /* Can't determine prologue from the symbol table, need to examine |
717 | instructions. */ | |
dc1b0db2 | 718 | |
0963b4bd | 719 | /* Skip the typical prologue instructions. These are the stack adjustment |
d2427a71 RH |
720 | instruction and the instructions that save registers on the stack |
721 | or in the gcc frame. */ | |
e8d2d628 | 722 | for (offset = 0; offset < 100; offset += ALPHA_INSN_SIZE) |
d2427a71 | 723 | { |
e17a4113 | 724 | inst = alpha_read_insn (gdbarch, pc + offset); |
c906108c | 725 | |
d2427a71 RH |
726 | if ((inst & 0xffff0000) == 0x27bb0000) /* ldah $gp,n($t12) */ |
727 | continue; | |
728 | if ((inst & 0xffff0000) == 0x23bd0000) /* lda $gp,n($gp) */ | |
729 | continue; | |
730 | if ((inst & 0xffff0000) == 0x23de0000) /* lda $sp,n($sp) */ | |
731 | continue; | |
732 | if ((inst & 0xffe01fff) == 0x43c0153e) /* subq $sp,n,$sp */ | |
733 | continue; | |
c906108c | 734 | |
d2427a71 RH |
735 | if (((inst & 0xfc1f0000) == 0xb41e0000 /* stq reg,n($sp) */ |
736 | || (inst & 0xfc1f0000) == 0x9c1e0000) /* stt reg,n($sp) */ | |
737 | && (inst & 0x03e00000) != 0x03e00000) /* reg != $zero */ | |
738 | continue; | |
c906108c | 739 | |
d2427a71 RH |
740 | if (inst == 0x47de040f) /* bis sp,sp,fp */ |
741 | continue; | |
742 | if (inst == 0x47fe040f) /* bis zero,sp,fp */ | |
743 | continue; | |
c906108c | 744 | |
d2427a71 | 745 | break; |
c906108c | 746 | } |
d2427a71 RH |
747 | return pc + offset; |
748 | } | |
c906108c | 749 | |
46ad3598 UW |
750 | \f |
751 | static const int ldl_l_opcode = 0x2a; | |
752 | static const int ldq_l_opcode = 0x2b; | |
753 | static const int stl_c_opcode = 0x2e; | |
754 | static const int stq_c_opcode = 0x2f; | |
755 | ||
756 | /* Checks for an atomic sequence of instructions beginning with a LDL_L/LDQ_L | |
757 | instruction and ending with a STL_C/STQ_C instruction. If such a sequence | |
758 | is found, attempt to step through it. A breakpoint is placed at the end of | |
759 | the sequence. */ | |
760 | ||
a0ff9e1a | 761 | static std::vector<CORE_ADDR> |
68f81d60 | 762 | alpha_deal_with_atomic_sequence (struct gdbarch *gdbarch, CORE_ADDR pc) |
46ad3598 | 763 | { |
70ab8ccd | 764 | CORE_ADDR breaks[2] = {CORE_ADDR_MAX, CORE_ADDR_MAX}; |
46ad3598 UW |
765 | CORE_ADDR loc = pc; |
766 | CORE_ADDR closing_insn; /* Instruction that closes the atomic sequence. */ | |
767 | unsigned int insn = alpha_read_insn (gdbarch, loc); | |
768 | int insn_count; | |
769 | int index; | |
770 | int last_breakpoint = 0; /* Defaults to 0 (no breakpoints placed). */ | |
771 | const int atomic_sequence_length = 16; /* Instruction sequence length. */ | |
772 | int bc_insn_count = 0; /* Conditional branch instruction count. */ | |
773 | ||
774 | /* Assume all atomic sequences start with a LDL_L/LDQ_L instruction. */ | |
775 | if (INSN_OPCODE (insn) != ldl_l_opcode | |
776 | && INSN_OPCODE (insn) != ldq_l_opcode) | |
a0ff9e1a | 777 | return {}; |
46ad3598 UW |
778 | |
779 | /* Assume that no atomic sequence is longer than "atomic_sequence_length" | |
780 | instructions. */ | |
781 | for (insn_count = 0; insn_count < atomic_sequence_length; ++insn_count) | |
782 | { | |
783 | loc += ALPHA_INSN_SIZE; | |
784 | insn = alpha_read_insn (gdbarch, loc); | |
785 | ||
786 | /* Assume that there is at most one branch in the atomic | |
787 | sequence. If a branch is found, put a breakpoint in | |
788 | its destination address. */ | |
789 | if (INSN_OPCODE (insn) >= br_opcode) | |
790 | { | |
791 | int immediate = (insn & 0x001fffff) << 2; | |
792 | ||
793 | immediate = (immediate ^ 0x400000) - 0x400000; | |
794 | ||
795 | if (bc_insn_count >= 1) | |
a0ff9e1a SM |
796 | return {}; /* More than one branch found, fallback |
797 | to the standard single-step code. */ | |
46ad3598 UW |
798 | |
799 | breaks[1] = loc + ALPHA_INSN_SIZE + immediate; | |
800 | ||
801 | bc_insn_count++; | |
802 | last_breakpoint++; | |
803 | } | |
804 | ||
805 | if (INSN_OPCODE (insn) == stl_c_opcode | |
806 | || INSN_OPCODE (insn) == stq_c_opcode) | |
807 | break; | |
808 | } | |
809 | ||
810 | /* Assume that the atomic sequence ends with a STL_C/STQ_C instruction. */ | |
811 | if (INSN_OPCODE (insn) != stl_c_opcode | |
812 | && INSN_OPCODE (insn) != stq_c_opcode) | |
a0ff9e1a | 813 | return {}; |
46ad3598 UW |
814 | |
815 | closing_insn = loc; | |
816 | loc += ALPHA_INSN_SIZE; | |
817 | ||
818 | /* Insert a breakpoint right after the end of the atomic sequence. */ | |
819 | breaks[0] = loc; | |
820 | ||
821 | /* Check for duplicated breakpoints. Check also for a breakpoint | |
822 | placed (branch instruction's destination) anywhere in sequence. */ | |
823 | if (last_breakpoint | |
824 | && (breaks[1] == breaks[0] | |
825 | || (breaks[1] >= pc && breaks[1] <= closing_insn))) | |
826 | last_breakpoint = 0; | |
827 | ||
a0ff9e1a SM |
828 | std::vector<CORE_ADDR> next_pcs; |
829 | ||
46ad3598 | 830 | for (index = 0; index <= last_breakpoint; index++) |
a0ff9e1a | 831 | next_pcs.push_back (breaks[index]); |
46ad3598 | 832 | |
93f9a11f | 833 | return next_pcs; |
46ad3598 UW |
834 | } |
835 | ||
d2427a71 RH |
836 | \f |
837 | /* Figure out where the longjmp will land. | |
838 | We expect the first arg to be a pointer to the jmp_buf structure from | |
839 | which we extract the PC (JB_PC) that we will land at. The PC is copied | |
840 | into the "pc". This routine returns true on success. */ | |
c906108c SS |
841 | |
842 | static int | |
8480a37e | 843 | alpha_get_longjmp_target (const frame_info_ptr &frame, CORE_ADDR *pc) |
c906108c | 844 | { |
e17a4113 | 845 | struct gdbarch *gdbarch = get_frame_arch (frame); |
08106042 | 846 | alpha_gdbarch_tdep *tdep = gdbarch_tdep<alpha_gdbarch_tdep> (gdbarch); |
e17a4113 | 847 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
d2427a71 | 848 | CORE_ADDR jb_addr; |
2a1ce6ec | 849 | gdb_byte raw_buffer[ALPHA_REGISTER_SIZE]; |
c906108c | 850 | |
60ade65d | 851 | jb_addr = get_frame_register_unsigned (frame, ALPHA_A0_REGNUM); |
c906108c | 852 | |
d2427a71 RH |
853 | if (target_read_memory (jb_addr + (tdep->jb_pc * tdep->jb_elt_size), |
854 | raw_buffer, tdep->jb_elt_size)) | |
c906108c | 855 | return 0; |
d2427a71 | 856 | |
e17a4113 | 857 | *pc = extract_unsigned_integer (raw_buffer, tdep->jb_elt_size, byte_order); |
d2427a71 | 858 | return 1; |
c906108c SS |
859 | } |
860 | ||
d2427a71 RH |
861 | \f |
862 | /* Frame unwinder for signal trampolines. We use alpha tdep bits that | |
863 | describe the location and shape of the sigcontext structure. After | |
864 | that, all registers are in memory, so it's easy. */ | |
865 | /* ??? Shouldn't we be able to do this generically, rather than with | |
866 | OSABI data specific to Alpha? */ | |
867 | ||
868 | struct alpha_sigtramp_unwind_cache | |
c906108c | 869 | { |
d2427a71 RH |
870 | CORE_ADDR sigcontext_addr; |
871 | }; | |
c906108c | 872 | |
d2427a71 | 873 | static struct alpha_sigtramp_unwind_cache * |
8480a37e | 874 | alpha_sigtramp_frame_unwind_cache (const frame_info_ptr &this_frame, |
d2427a71 RH |
875 | void **this_prologue_cache) |
876 | { | |
877 | struct alpha_sigtramp_unwind_cache *info; | |
c906108c | 878 | |
d2427a71 | 879 | if (*this_prologue_cache) |
9a3c8263 | 880 | return (struct alpha_sigtramp_unwind_cache *) *this_prologue_cache; |
c906108c | 881 | |
d2427a71 RH |
882 | info = FRAME_OBSTACK_ZALLOC (struct alpha_sigtramp_unwind_cache); |
883 | *this_prologue_cache = info; | |
c906108c | 884 | |
345bd07c | 885 | gdbarch *arch = get_frame_arch (this_frame); |
08106042 | 886 | alpha_gdbarch_tdep *tdep = gdbarch_tdep<alpha_gdbarch_tdep> (arch); |
6834c9bb | 887 | info->sigcontext_addr = tdep->sigcontext_addr (this_frame); |
c906108c | 888 | |
d2427a71 | 889 | return info; |
c906108c SS |
890 | } |
891 | ||
138e7be5 MK |
892 | /* Return the address of REGNUM in a sigtramp frame. Since this is |
893 | all arithmetic, it doesn't seem worthwhile to cache it. */ | |
c5aa993b | 894 | |
d2427a71 | 895 | static CORE_ADDR |
be8626e0 MD |
896 | alpha_sigtramp_register_address (struct gdbarch *gdbarch, |
897 | CORE_ADDR sigcontext_addr, int regnum) | |
d2427a71 | 898 | { |
08106042 | 899 | alpha_gdbarch_tdep *tdep = gdbarch_tdep<alpha_gdbarch_tdep> (gdbarch); |
138e7be5 MK |
900 | |
901 | if (regnum >= 0 && regnum < 32) | |
902 | return sigcontext_addr + tdep->sc_regs_offset + regnum * 8; | |
903 | else if (regnum >= ALPHA_FP0_REGNUM && regnum < ALPHA_FP0_REGNUM + 32) | |
904 | return sigcontext_addr + tdep->sc_fpregs_offset + regnum * 8; | |
905 | else if (regnum == ALPHA_PC_REGNUM) | |
906 | return sigcontext_addr + tdep->sc_pc_offset; | |
c5aa993b | 907 | |
d2427a71 | 908 | return 0; |
c906108c SS |
909 | } |
910 | ||
d2427a71 RH |
911 | /* Given a GDB frame, determine the address of the calling function's |
912 | frame. This will be used to create a new GDB frame struct. */ | |
140f9984 | 913 | |
dc129d82 | 914 | static void |
8480a37e | 915 | alpha_sigtramp_frame_this_id (const frame_info_ptr &this_frame, |
d2427a71 RH |
916 | void **this_prologue_cache, |
917 | struct frame_id *this_id) | |
c906108c | 918 | { |
6834c9bb | 919 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
08106042 | 920 | alpha_gdbarch_tdep *tdep = gdbarch_tdep<alpha_gdbarch_tdep> (gdbarch); |
d2427a71 | 921 | struct alpha_sigtramp_unwind_cache *info |
6834c9bb | 922 | = alpha_sigtramp_frame_unwind_cache (this_frame, this_prologue_cache); |
d2427a71 RH |
923 | CORE_ADDR stack_addr, code_addr; |
924 | ||
925 | /* If the OSABI couldn't locate the sigcontext, give up. */ | |
926 | if (info->sigcontext_addr == 0) | |
927 | return; | |
928 | ||
929 | /* If we have dynamic signal trampolines, find their start. | |
930 | If we do not, then we must assume there is a symbol record | |
931 | that can provide the start address. */ | |
d2427a71 | 932 | if (tdep->dynamic_sigtramp_offset) |
c906108c | 933 | { |
d2427a71 | 934 | int offset; |
6834c9bb | 935 | code_addr = get_frame_pc (this_frame); |
e17a4113 | 936 | offset = tdep->dynamic_sigtramp_offset (gdbarch, code_addr); |
d2427a71 RH |
937 | if (offset >= 0) |
938 | code_addr -= offset; | |
c906108c | 939 | else |
d2427a71 | 940 | code_addr = 0; |
c906108c | 941 | } |
d2427a71 | 942 | else |
6834c9bb | 943 | code_addr = get_frame_func (this_frame); |
c906108c | 944 | |
d2427a71 | 945 | /* The stack address is trivially read from the sigcontext. */ |
be8626e0 | 946 | stack_addr = alpha_sigtramp_register_address (gdbarch, info->sigcontext_addr, |
d2427a71 | 947 | ALPHA_SP_REGNUM); |
6834c9bb | 948 | stack_addr = get_frame_memory_unsigned (this_frame, stack_addr, |
b21fd293 | 949 | ALPHA_REGISTER_SIZE); |
c906108c | 950 | |
d2427a71 | 951 | *this_id = frame_id_build (stack_addr, code_addr); |
c906108c SS |
952 | } |
953 | ||
d2427a71 | 954 | /* Retrieve the value of REGNUM in FRAME. Don't give up! */ |
c906108c | 955 | |
6834c9bb | 956 | static struct value * |
8480a37e | 957 | alpha_sigtramp_frame_prev_register (const frame_info_ptr &this_frame, |
6834c9bb | 958 | void **this_prologue_cache, int regnum) |
c906108c | 959 | { |
d2427a71 | 960 | struct alpha_sigtramp_unwind_cache *info |
6834c9bb | 961 | = alpha_sigtramp_frame_unwind_cache (this_frame, this_prologue_cache); |
d2427a71 | 962 | CORE_ADDR addr; |
c906108c | 963 | |
d2427a71 | 964 | if (info->sigcontext_addr != 0) |
c906108c | 965 | { |
d2427a71 | 966 | /* All integer and fp registers are stored in memory. */ |
6834c9bb | 967 | addr = alpha_sigtramp_register_address (get_frame_arch (this_frame), |
be8626e0 | 968 | info->sigcontext_addr, regnum); |
d2427a71 | 969 | if (addr != 0) |
dda83cd7 | 970 | return frame_unwind_got_memory (this_frame, regnum, addr); |
c906108c SS |
971 | } |
972 | ||
d2427a71 RH |
973 | /* This extra register may actually be in the sigcontext, but our |
974 | current description of it in alpha_sigtramp_frame_unwind_cache | |
975 | doesn't include it. Too bad. Fall back on whatever's in the | |
976 | outer frame. */ | |
6834c9bb | 977 | return frame_unwind_got_register (this_frame, regnum, regnum); |
d2427a71 | 978 | } |
c906108c | 979 | |
6834c9bb JB |
980 | static int |
981 | alpha_sigtramp_frame_sniffer (const struct frame_unwind *self, | |
8480a37e | 982 | const frame_info_ptr &this_frame, |
dda83cd7 | 983 | void **this_prologue_cache) |
d2427a71 | 984 | { |
6834c9bb JB |
985 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
986 | CORE_ADDR pc = get_frame_pc (this_frame); | |
2c02bd72 | 987 | const char *name; |
c906108c | 988 | |
f2524b93 | 989 | /* NOTE: cagney/2004-04-30: Do not copy/clone this code. Instead |
85102364 | 990 | look at tramp-frame.h and other simpler per-architecture |
f2524b93 AC |
991 | sigtramp unwinders. */ |
992 | ||
993 | /* We shouldn't even bother to try if the OSABI didn't register a | |
85102364 | 994 | sigcontext_addr handler or pc_in_sigtramp handler. */ |
08106042 | 995 | alpha_gdbarch_tdep *tdep = gdbarch_tdep<alpha_gdbarch_tdep> (gdbarch); |
345bd07c | 996 | if (tdep->sigcontext_addr == NULL) |
6834c9bb | 997 | return 0; |
345bd07c SM |
998 | |
999 | if (tdep->pc_in_sigtramp == NULL) | |
6834c9bb | 1000 | return 0; |
c906108c | 1001 | |
d2427a71 RH |
1002 | /* Otherwise we should be in a signal frame. */ |
1003 | find_pc_partial_function (pc, &name, NULL, NULL); | |
345bd07c | 1004 | if (tdep->pc_in_sigtramp (gdbarch, pc, name)) |
6834c9bb | 1005 | return 1; |
c906108c | 1006 | |
6834c9bb | 1007 | return 0; |
c906108c | 1008 | } |
6834c9bb | 1009 | |
a154d838 SM |
1010 | static const struct frame_unwind alpha_sigtramp_frame_unwind = |
1011 | { | |
1012 | "alpha sigtramp", | |
6834c9bb | 1013 | SIGTRAMP_FRAME, |
8fbca658 | 1014 | default_frame_unwind_stop_reason, |
6834c9bb JB |
1015 | alpha_sigtramp_frame_this_id, |
1016 | alpha_sigtramp_frame_prev_register, | |
1017 | NULL, | |
1018 | alpha_sigtramp_frame_sniffer | |
1019 | }; | |
1020 | ||
d2427a71 | 1021 | \f |
c906108c | 1022 | |
d2427a71 RH |
1023 | /* Heuristic_proc_start may hunt through the text section for a long |
1024 | time across a 2400 baud serial line. Allows the user to limit this | |
1025 | search. */ | |
44096aee | 1026 | static int heuristic_fence_post = 0; |
c906108c | 1027 | |
d2427a71 RH |
1028 | /* Attempt to locate the start of the function containing PC. We assume that |
1029 | the previous function ends with an about_to_return insn. Not foolproof by | |
1030 | any means, since gcc is happy to put the epilogue in the middle of a | |
1031 | function. But we're guessing anyway... */ | |
c906108c | 1032 | |
d2427a71 | 1033 | static CORE_ADDR |
be8626e0 | 1034 | alpha_heuristic_proc_start (struct gdbarch *gdbarch, CORE_ADDR pc) |
d2427a71 | 1035 | { |
08106042 | 1036 | alpha_gdbarch_tdep *tdep = gdbarch_tdep<alpha_gdbarch_tdep> (gdbarch); |
d2427a71 RH |
1037 | CORE_ADDR last_non_nop = pc; |
1038 | CORE_ADDR fence = pc - heuristic_fence_post; | |
1039 | CORE_ADDR orig_pc = pc; | |
fbe586ae | 1040 | CORE_ADDR func; |
d6b48e9c | 1041 | struct inferior *inf; |
9e0b60a8 | 1042 | |
d2427a71 RH |
1043 | if (pc == 0) |
1044 | return 0; | |
9e0b60a8 | 1045 | |
fbe586ae RH |
1046 | /* First see if we can find the start of the function from minimal |
1047 | symbol information. This can succeed with a binary that doesn't | |
1048 | have debug info, but hasn't been stripped. */ | |
1049 | func = get_pc_function_start (pc); | |
1050 | if (func) | |
1051 | return func; | |
1052 | ||
44096aee | 1053 | if (heuristic_fence_post == -1 |
d2427a71 RH |
1054 | || fence < tdep->vm_min_address) |
1055 | fence = tdep->vm_min_address; | |
c906108c | 1056 | |
d2427a71 RH |
1057 | /* Search back for previous return; also stop at a 0, which might be |
1058 | seen for instance before the start of a code section. Don't include | |
1059 | nops, since this usually indicates padding between functions. */ | |
e8d2d628 | 1060 | for (pc -= ALPHA_INSN_SIZE; pc >= fence; pc -= ALPHA_INSN_SIZE) |
c906108c | 1061 | { |
e17a4113 | 1062 | unsigned int insn = alpha_read_insn (gdbarch, pc); |
d2427a71 | 1063 | switch (insn) |
c906108c | 1064 | { |
d2427a71 RH |
1065 | case 0: /* invalid insn */ |
1066 | case 0x6bfa8001: /* ret $31,($26),1 */ | |
1067 | return last_non_nop; | |
1068 | ||
1069 | case 0x2ffe0000: /* unop: ldq_u $31,0($30) */ | |
1070 | case 0x47ff041f: /* nop: bis $31,$31,$31 */ | |
1071 | break; | |
1072 | ||
1073 | default: | |
1074 | last_non_nop = pc; | |
1075 | break; | |
c906108c | 1076 | } |
d2427a71 | 1077 | } |
c906108c | 1078 | |
d6b48e9c PA |
1079 | inf = current_inferior (); |
1080 | ||
d2427a71 RH |
1081 | /* It's not clear to me why we reach this point when stopping quietly, |
1082 | but with this test, at least we don't print out warnings for every | |
1083 | child forked (eg, on decstation). 22apr93 rich@cygnus.com. */ | |
16c381f0 | 1084 | if (inf->control.stop_soon == NO_STOP_QUIETLY) |
d2427a71 RH |
1085 | { |
1086 | static int blurb_printed = 0; | |
c906108c | 1087 | |
d2427a71 | 1088 | if (fence == tdep->vm_min_address) |
323e0a4a | 1089 | warning (_("Hit beginning of text section without finding \ |
5af949e3 | 1090 | enclosing function for address %s"), paddress (gdbarch, orig_pc)); |
c906108c | 1091 | else |
323e0a4a | 1092 | warning (_("Hit heuristic-fence-post without finding \ |
5af949e3 | 1093 | enclosing function for address %s"), paddress (gdbarch, orig_pc)); |
c906108c | 1094 | |
d2427a71 RH |
1095 | if (!blurb_printed) |
1096 | { | |
6cb06a8c | 1097 | gdb_printf (_("\ |
d2427a71 RH |
1098 | This warning occurs if you are debugging a function without any symbols\n\ |
1099 | (for example, in a stripped executable). In that case, you may wish to\n\ | |
1100 | increase the size of the search with the `set heuristic-fence-post' command.\n\ | |
1101 | \n\ | |
1102 | Otherwise, you told GDB there was a function where there isn't one, or\n\ | |
323e0a4a | 1103 | (more likely) you have encountered a bug in GDB.\n")); |
d2427a71 RH |
1104 | blurb_printed = 1; |
1105 | } | |
1106 | } | |
c906108c | 1107 | |
d2427a71 RH |
1108 | return 0; |
1109 | } | |
c906108c | 1110 | |
07ea644b MD |
1111 | /* Fallback alpha frame unwinder. Uses instruction scanning and knows |
1112 | something about the traditional layout of alpha stack frames. */ | |
1113 | ||
1114 | struct alpha_heuristic_unwind_cache | |
1115 | { | |
1116 | CORE_ADDR vfp; | |
1117 | CORE_ADDR start_pc; | |
098caef4 | 1118 | trad_frame_saved_reg *saved_regs; |
07ea644b MD |
1119 | int return_reg; |
1120 | }; | |
1121 | ||
3a48e6ff JG |
1122 | /* If a probing loop sequence starts at PC, simulate it and compute |
1123 | FRAME_SIZE and PC after its execution. Otherwise, return with PC and | |
1124 | FRAME_SIZE unchanged. */ | |
1125 | ||
1126 | static void | |
1127 | alpha_heuristic_analyze_probing_loop (struct gdbarch *gdbarch, CORE_ADDR *pc, | |
1128 | int *frame_size) | |
1129 | { | |
1130 | CORE_ADDR cur_pc = *pc; | |
1131 | int cur_frame_size = *frame_size; | |
1132 | int nb_of_iterations, reg_index, reg_probe; | |
1133 | unsigned int insn; | |
1134 | ||
1135 | /* The following pattern is recognized as a probing loop: | |
1136 | ||
dda83cd7 SM |
1137 | lda REG_INDEX,NB_OF_ITERATIONS |
1138 | lda REG_PROBE,<immediate>(sp) | |
3a48e6ff JG |
1139 | |
1140 | LOOP_START: | |
dda83cd7 SM |
1141 | stq zero,<immediate>(REG_PROBE) |
1142 | subq REG_INDEX,0x1,REG_INDEX | |
1143 | lda REG_PROBE,<immediate>(REG_PROBE) | |
1144 | bne REG_INDEX, LOOP_START | |
3a48e6ff | 1145 | |
dda83cd7 | 1146 | lda sp,<immediate>(REG_PROBE) |
3a48e6ff JG |
1147 | |
1148 | If anything different is found, the function returns without | |
1149 | changing PC and FRAME_SIZE. Otherwise, PC will point immediately | |
0963b4bd | 1150 | after this sequence, and FRAME_SIZE will be updated. */ |
3a48e6ff JG |
1151 | |
1152 | /* lda REG_INDEX,NB_OF_ITERATIONS */ | |
1153 | ||
1154 | insn = alpha_read_insn (gdbarch, cur_pc); | |
1155 | if (INSN_OPCODE (insn) != lda_opcode) | |
1156 | return; | |
1157 | reg_index = MEM_RA (insn); | |
1158 | nb_of_iterations = MEM_DISP (insn); | |
1159 | ||
1160 | /* lda REG_PROBE,<immediate>(sp) */ | |
1161 | ||
1162 | cur_pc += ALPHA_INSN_SIZE; | |
1163 | insn = alpha_read_insn (gdbarch, cur_pc); | |
1164 | if (INSN_OPCODE (insn) != lda_opcode | |
1165 | || MEM_RB (insn) != ALPHA_SP_REGNUM) | |
1166 | return; | |
1167 | reg_probe = MEM_RA (insn); | |
1168 | cur_frame_size -= MEM_DISP (insn); | |
1169 | ||
1170 | /* stq zero,<immediate>(REG_PROBE) */ | |
1171 | ||
1172 | cur_pc += ALPHA_INSN_SIZE; | |
1173 | insn = alpha_read_insn (gdbarch, cur_pc); | |
1174 | if (INSN_OPCODE (insn) != stq_opcode | |
1175 | || MEM_RA (insn) != 0x1f | |
1176 | || MEM_RB (insn) != reg_probe) | |
1177 | return; | |
1178 | ||
1179 | /* subq REG_INDEX,0x1,REG_INDEX */ | |
1180 | ||
1181 | cur_pc += ALPHA_INSN_SIZE; | |
1182 | insn = alpha_read_insn (gdbarch, cur_pc); | |
1183 | if (INSN_OPCODE (insn) != subq_opcode | |
1184 | || !OPR_HAS_IMMEDIATE (insn) | |
1185 | || OPR_FUNCTION (insn) != subq_function | |
1186 | || OPR_LIT(insn) != 1 | |
1187 | || OPR_RA (insn) != reg_index | |
1188 | || OPR_RC (insn) != reg_index) | |
1189 | return; | |
1190 | ||
1191 | /* lda REG_PROBE,<immediate>(REG_PROBE) */ | |
1192 | ||
1193 | cur_pc += ALPHA_INSN_SIZE; | |
1194 | insn = alpha_read_insn (gdbarch, cur_pc); | |
1195 | if (INSN_OPCODE (insn) != lda_opcode | |
1196 | || MEM_RA (insn) != reg_probe | |
1197 | || MEM_RB (insn) != reg_probe) | |
1198 | return; | |
1199 | cur_frame_size -= MEM_DISP (insn) * nb_of_iterations; | |
1200 | ||
1201 | /* bne REG_INDEX, LOOP_START */ | |
1202 | ||
1203 | cur_pc += ALPHA_INSN_SIZE; | |
1204 | insn = alpha_read_insn (gdbarch, cur_pc); | |
1205 | if (INSN_OPCODE (insn) != bne_opcode | |
1206 | || MEM_RA (insn) != reg_index) | |
1207 | return; | |
1208 | ||
1209 | /* lda sp,<immediate>(REG_PROBE) */ | |
1210 | ||
1211 | cur_pc += ALPHA_INSN_SIZE; | |
1212 | insn = alpha_read_insn (gdbarch, cur_pc); | |
1213 | if (INSN_OPCODE (insn) != lda_opcode | |
1214 | || MEM_RA (insn) != ALPHA_SP_REGNUM | |
1215 | || MEM_RB (insn) != reg_probe) | |
1216 | return; | |
1217 | cur_frame_size -= MEM_DISP (insn); | |
1218 | ||
1219 | *pc = cur_pc; | |
1220 | *frame_size = cur_frame_size; | |
1221 | } | |
1222 | ||
fbe586ae | 1223 | static struct alpha_heuristic_unwind_cache * |
8480a37e | 1224 | alpha_heuristic_frame_unwind_cache (const frame_info_ptr &this_frame, |
d2427a71 RH |
1225 | void **this_prologue_cache, |
1226 | CORE_ADDR start_pc) | |
1227 | { | |
6834c9bb | 1228 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
d2427a71 RH |
1229 | struct alpha_heuristic_unwind_cache *info; |
1230 | ULONGEST val; | |
1231 | CORE_ADDR limit_pc, cur_pc; | |
1232 | int frame_reg, frame_size, return_reg, reg; | |
c906108c | 1233 | |
d2427a71 | 1234 | if (*this_prologue_cache) |
9a3c8263 | 1235 | return (struct alpha_heuristic_unwind_cache *) *this_prologue_cache; |
c906108c | 1236 | |
d2427a71 RH |
1237 | info = FRAME_OBSTACK_ZALLOC (struct alpha_heuristic_unwind_cache); |
1238 | *this_prologue_cache = info; | |
6834c9bb | 1239 | info->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
c906108c | 1240 | |
6834c9bb | 1241 | limit_pc = get_frame_pc (this_frame); |
d2427a71 | 1242 | if (start_pc == 0) |
be8626e0 | 1243 | start_pc = alpha_heuristic_proc_start (gdbarch, limit_pc); |
d2427a71 | 1244 | info->start_pc = start_pc; |
c906108c | 1245 | |
d2427a71 RH |
1246 | frame_reg = ALPHA_SP_REGNUM; |
1247 | frame_size = 0; | |
1248 | return_reg = -1; | |
c906108c | 1249 | |
d2427a71 RH |
1250 | /* If we've identified a likely place to start, do code scanning. */ |
1251 | if (start_pc != 0) | |
c5aa993b | 1252 | { |
d2427a71 RH |
1253 | /* Limit the forward search to 50 instructions. */ |
1254 | if (start_pc + 200 < limit_pc) | |
1255 | limit_pc = start_pc + 200; | |
c5aa993b | 1256 | |
e8d2d628 | 1257 | for (cur_pc = start_pc; cur_pc < limit_pc; cur_pc += ALPHA_INSN_SIZE) |
d2427a71 | 1258 | { |
e17a4113 | 1259 | unsigned int word = alpha_read_insn (gdbarch, cur_pc); |
c5aa993b | 1260 | |
d2427a71 RH |
1261 | if ((word & 0xffff0000) == 0x23de0000) /* lda $sp,n($sp) */ |
1262 | { | |
1263 | if (word & 0x8000) | |
1264 | { | |
1265 | /* Consider only the first stack allocation instruction | |
0963b4bd | 1266 | to contain the static size of the frame. */ |
d2427a71 RH |
1267 | if (frame_size == 0) |
1268 | frame_size = (-word) & 0xffff; | |
1269 | } | |
1270 | else | |
1271 | { | |
1272 | /* Exit loop if a positive stack adjustment is found, which | |
1273 | usually means that the stack cleanup code in the function | |
1274 | epilogue is reached. */ | |
1275 | break; | |
1276 | } | |
1277 | } | |
1278 | else if ((word & 0xfc1f0000) == 0xb41e0000) /* stq reg,n($sp) */ | |
1279 | { | |
1280 | reg = (word & 0x03e00000) >> 21; | |
1281 | ||
dda83cd7 SM |
1282 | /* Ignore this instruction if we have already encountered |
1283 | an instruction saving the same register earlier in the | |
1284 | function code. The current instruction does not tell | |
1285 | us where the original value upon function entry is saved. | |
1286 | All it says is that the function we are scanning reused | |
1287 | that register for some computation of its own, and is now | |
1288 | saving its result. */ | |
a9a87d35 | 1289 | if (info->saved_regs[reg].is_addr ()) |
dda83cd7 | 1290 | continue; |
d15bfd3a | 1291 | |
d2427a71 RH |
1292 | if (reg == 31) |
1293 | continue; | |
1294 | ||
1295 | /* Do not compute the address where the register was saved yet, | |
1296 | because we don't know yet if the offset will need to be | |
1297 | relative to $sp or $fp (we can not compute the address | |
1298 | relative to $sp if $sp is updated during the execution of | |
1299 | the current subroutine, for instance when doing some alloca). | |
1300 | So just store the offset for the moment, and compute the | |
1301 | address later when we know whether this frame has a frame | |
1302 | pointer or not. */ | |
1303 | /* Hack: temporarily add one, so that the offset is non-zero | |
1304 | and we can tell which registers have save offsets below. */ | |
098caef4 | 1305 | info->saved_regs[reg].set_addr ((word & 0xffff) + 1); |
d2427a71 RH |
1306 | |
1307 | /* Starting with OSF/1-3.2C, the system libraries are shipped | |
1308 | without local symbols, but they still contain procedure | |
1309 | descriptors without a symbol reference. GDB is currently | |
1310 | unable to find these procedure descriptors and uses | |
1311 | heuristic_proc_desc instead. | |
1312 | As some low level compiler support routines (__div*, __add*) | |
1313 | use a non-standard return address register, we have to | |
1314 | add some heuristics to determine the return address register, | |
1315 | or stepping over these routines will fail. | |
1316 | Usually the return address register is the first register | |
1317 | saved on the stack, but assembler optimization might | |
1318 | rearrange the register saves. | |
1319 | So we recognize only a few registers (t7, t9, ra) within | |
1320 | the procedure prologue as valid return address registers. | |
1321 | If we encounter a return instruction, we extract the | |
7a9dd1b2 | 1322 | return address register from it. |
d2427a71 RH |
1323 | |
1324 | FIXME: Rewriting GDB to access the procedure descriptors, | |
0963b4bd MS |
1325 | e.g. via the minimal symbol table, might obviate this |
1326 | hack. */ | |
d2427a71 RH |
1327 | if (return_reg == -1 |
1328 | && cur_pc < (start_pc + 80) | |
1329 | && (reg == ALPHA_T7_REGNUM | |
1330 | || reg == ALPHA_T9_REGNUM | |
1331 | || reg == ALPHA_RA_REGNUM)) | |
1332 | return_reg = reg; | |
1333 | } | |
1334 | else if ((word & 0xffe0ffff) == 0x6be08001) /* ret zero,reg,1 */ | |
1335 | return_reg = (word >> 16) & 0x1f; | |
1336 | else if (word == 0x47de040f) /* bis sp,sp,fp */ | |
1337 | frame_reg = ALPHA_GCC_FP_REGNUM; | |
1338 | else if (word == 0x47fe040f) /* bis zero,sp,fp */ | |
1339 | frame_reg = ALPHA_GCC_FP_REGNUM; | |
3a48e6ff JG |
1340 | |
1341 | alpha_heuristic_analyze_probing_loop (gdbarch, &cur_pc, &frame_size); | |
d2427a71 | 1342 | } |
c5aa993b | 1343 | |
d2427a71 RH |
1344 | /* If we haven't found a valid return address register yet, keep |
1345 | searching in the procedure prologue. */ | |
1346 | if (return_reg == -1) | |
1347 | { | |
1348 | while (cur_pc < (limit_pc + 80) && cur_pc < (start_pc + 80)) | |
1349 | { | |
e17a4113 | 1350 | unsigned int word = alpha_read_insn (gdbarch, cur_pc); |
c5aa993b | 1351 | |
d2427a71 RH |
1352 | if ((word & 0xfc1f0000) == 0xb41e0000) /* stq reg,n($sp) */ |
1353 | { | |
1354 | reg = (word & 0x03e00000) >> 21; | |
1355 | if (reg == ALPHA_T7_REGNUM | |
1356 | || reg == ALPHA_T9_REGNUM | |
1357 | || reg == ALPHA_RA_REGNUM) | |
1358 | { | |
1359 | return_reg = reg; | |
1360 | break; | |
1361 | } | |
1362 | } | |
1363 | else if ((word & 0xffe0ffff) == 0x6be08001) /* ret zero,reg,1 */ | |
1364 | { | |
1365 | return_reg = (word >> 16) & 0x1f; | |
1366 | break; | |
1367 | } | |
85b32d22 | 1368 | |
e8d2d628 | 1369 | cur_pc += ALPHA_INSN_SIZE; |
d2427a71 RH |
1370 | } |
1371 | } | |
c906108c | 1372 | } |
c906108c | 1373 | |
d2427a71 RH |
1374 | /* Failing that, do default to the customary RA. */ |
1375 | if (return_reg == -1) | |
1376 | return_reg = ALPHA_RA_REGNUM; | |
1377 | info->return_reg = return_reg; | |
f8453e34 | 1378 | |
6834c9bb | 1379 | val = get_frame_register_unsigned (this_frame, frame_reg); |
d2427a71 | 1380 | info->vfp = val + frame_size; |
c906108c | 1381 | |
d2427a71 RH |
1382 | /* Convert offsets to absolute addresses. See above about adding |
1383 | one to the offsets to make all detected offsets non-zero. */ | |
1384 | for (reg = 0; reg < ALPHA_NUM_REGS; ++reg) | |
a9a87d35 | 1385 | if (info->saved_regs[reg].is_addr ()) |
098caef4 LM |
1386 | info->saved_regs[reg].set_addr (info->saved_regs[reg].addr () |
1387 | + val - 1); | |
d2427a71 | 1388 | |
bfd66dd9 JB |
1389 | /* The stack pointer of the previous frame is computed by popping |
1390 | the current stack frame. */ | |
a9a87d35 LM |
1391 | if (!info->saved_regs[ALPHA_SP_REGNUM].is_addr ()) |
1392 | info->saved_regs[ALPHA_SP_REGNUM].set_value (info->vfp); | |
bfd66dd9 | 1393 | |
d2427a71 | 1394 | return info; |
c906108c | 1395 | } |
c906108c | 1396 | |
d2427a71 RH |
1397 | /* Given a GDB frame, determine the address of the calling function's |
1398 | frame. This will be used to create a new GDB frame struct. */ | |
1399 | ||
fbe586ae | 1400 | static void |
8480a37e | 1401 | alpha_heuristic_frame_this_id (const frame_info_ptr &this_frame, |
6834c9bb JB |
1402 | void **this_prologue_cache, |
1403 | struct frame_id *this_id) | |
c906108c | 1404 | { |
d2427a71 | 1405 | struct alpha_heuristic_unwind_cache *info |
6834c9bb | 1406 | = alpha_heuristic_frame_unwind_cache (this_frame, this_prologue_cache, 0); |
c906108c | 1407 | |
d2427a71 | 1408 | *this_id = frame_id_build (info->vfp, info->start_pc); |
c906108c SS |
1409 | } |
1410 | ||
d2427a71 RH |
1411 | /* Retrieve the value of REGNUM in FRAME. Don't give up! */ |
1412 | ||
6834c9bb | 1413 | static struct value * |
8480a37e | 1414 | alpha_heuristic_frame_prev_register (const frame_info_ptr &this_frame, |
6834c9bb | 1415 | void **this_prologue_cache, int regnum) |
c906108c | 1416 | { |
d2427a71 | 1417 | struct alpha_heuristic_unwind_cache *info |
6834c9bb | 1418 | = alpha_heuristic_frame_unwind_cache (this_frame, this_prologue_cache, 0); |
d2427a71 RH |
1419 | |
1420 | /* The PC of the previous frame is stored in the link register of | |
1421 | the current frame. Frob regnum so that we pull the value from | |
1422 | the correct place. */ | |
1423 | if (regnum == ALPHA_PC_REGNUM) | |
1424 | regnum = info->return_reg; | |
1425 | ||
6834c9bb | 1426 | return trad_frame_get_prev_register (this_frame, info->saved_regs, regnum); |
95b80706 JT |
1427 | } |
1428 | ||
a154d838 SM |
1429 | static const struct frame_unwind alpha_heuristic_frame_unwind = |
1430 | { | |
1431 | "alpha prologue", | |
d2427a71 | 1432 | NORMAL_FRAME, |
8fbca658 | 1433 | default_frame_unwind_stop_reason, |
d2427a71 | 1434 | alpha_heuristic_frame_this_id, |
6834c9bb JB |
1435 | alpha_heuristic_frame_prev_register, |
1436 | NULL, | |
1437 | default_frame_sniffer | |
d2427a71 | 1438 | }; |
c906108c | 1439 | |
fbe586ae | 1440 | static CORE_ADDR |
8480a37e | 1441 | alpha_heuristic_frame_base_address (const frame_info_ptr &this_frame, |
d2427a71 | 1442 | void **this_prologue_cache) |
c906108c | 1443 | { |
d2427a71 | 1444 | struct alpha_heuristic_unwind_cache *info |
6834c9bb | 1445 | = alpha_heuristic_frame_unwind_cache (this_frame, this_prologue_cache, 0); |
c906108c | 1446 | |
d2427a71 | 1447 | return info->vfp; |
c906108c SS |
1448 | } |
1449 | ||
d2427a71 RH |
1450 | static const struct frame_base alpha_heuristic_frame_base = { |
1451 | &alpha_heuristic_frame_unwind, | |
1452 | alpha_heuristic_frame_base_address, | |
1453 | alpha_heuristic_frame_base_address, | |
1454 | alpha_heuristic_frame_base_address | |
1455 | }; | |
1456 | ||
c906108c | 1457 | /* Just like reinit_frame_cache, but with the right arguments to be |
d2427a71 | 1458 | callable as an sfunc. Used by the "set heuristic-fence-post" command. */ |
c906108c SS |
1459 | |
1460 | static void | |
eb4c3f4a TT |
1461 | reinit_frame_cache_sfunc (const char *args, |
1462 | int from_tty, struct cmd_list_element *c) | |
c906108c SS |
1463 | { |
1464 | reinit_frame_cache (); | |
1465 | } | |
98a8e1e5 RH |
1466 | \f |
1467 | /* Helper routines for alpha*-nat.c files to move register sets to and | |
1468 | from core files. The UNIQUE pointer is allowed to be NULL, as most | |
1469 | targets don't supply this value in their core files. */ | |
1470 | ||
1471 | void | |
390c1522 UW |
1472 | alpha_supply_int_regs (struct regcache *regcache, int regno, |
1473 | const void *r0_r30, const void *pc, const void *unique) | |
98a8e1e5 | 1474 | { |
9a3c8263 | 1475 | const gdb_byte *regs = (const gdb_byte *) r0_r30; |
98a8e1e5 RH |
1476 | int i; |
1477 | ||
1478 | for (i = 0; i < 31; ++i) | |
1479 | if (regno == i || regno == -1) | |
73e1c03f | 1480 | regcache->raw_supply (i, regs + i * 8); |
98a8e1e5 RH |
1481 | |
1482 | if (regno == ALPHA_ZERO_REGNUM || regno == -1) | |
4a1be8d2 PA |
1483 | { |
1484 | const gdb_byte zero[8] = { 0 }; | |
1485 | ||
73e1c03f | 1486 | regcache->raw_supply (ALPHA_ZERO_REGNUM, zero); |
4a1be8d2 | 1487 | } |
98a8e1e5 RH |
1488 | |
1489 | if (regno == ALPHA_PC_REGNUM || regno == -1) | |
73e1c03f | 1490 | regcache->raw_supply (ALPHA_PC_REGNUM, pc); |
98a8e1e5 RH |
1491 | |
1492 | if (regno == ALPHA_UNIQUE_REGNUM || regno == -1) | |
73e1c03f | 1493 | regcache->raw_supply (ALPHA_UNIQUE_REGNUM, unique); |
98a8e1e5 RH |
1494 | } |
1495 | ||
1496 | void | |
390c1522 UW |
1497 | alpha_fill_int_regs (const struct regcache *regcache, |
1498 | int regno, void *r0_r30, void *pc, void *unique) | |
98a8e1e5 | 1499 | { |
9a3c8263 | 1500 | gdb_byte *regs = (gdb_byte *) r0_r30; |
98a8e1e5 RH |
1501 | int i; |
1502 | ||
1503 | for (i = 0; i < 31; ++i) | |
1504 | if (regno == i || regno == -1) | |
34a79281 | 1505 | regcache->raw_collect (i, regs + i * 8); |
98a8e1e5 RH |
1506 | |
1507 | if (regno == ALPHA_PC_REGNUM || regno == -1) | |
34a79281 | 1508 | regcache->raw_collect (ALPHA_PC_REGNUM, pc); |
98a8e1e5 RH |
1509 | |
1510 | if (unique && (regno == ALPHA_UNIQUE_REGNUM || regno == -1)) | |
34a79281 | 1511 | regcache->raw_collect (ALPHA_UNIQUE_REGNUM, unique); |
98a8e1e5 RH |
1512 | } |
1513 | ||
1514 | void | |
390c1522 UW |
1515 | alpha_supply_fp_regs (struct regcache *regcache, int regno, |
1516 | const void *f0_f30, const void *fpcr) | |
98a8e1e5 | 1517 | { |
9a3c8263 | 1518 | const gdb_byte *regs = (const gdb_byte *) f0_f30; |
98a8e1e5 RH |
1519 | int i; |
1520 | ||
1521 | for (i = ALPHA_FP0_REGNUM; i < ALPHA_FP0_REGNUM + 31; ++i) | |
1522 | if (regno == i || regno == -1) | |
73e1c03f | 1523 | regcache->raw_supply (i, regs + (i - ALPHA_FP0_REGNUM) * 8); |
98a8e1e5 RH |
1524 | |
1525 | if (regno == ALPHA_FPCR_REGNUM || regno == -1) | |
73e1c03f | 1526 | regcache->raw_supply (ALPHA_FPCR_REGNUM, fpcr); |
98a8e1e5 RH |
1527 | } |
1528 | ||
1529 | void | |
390c1522 UW |
1530 | alpha_fill_fp_regs (const struct regcache *regcache, |
1531 | int regno, void *f0_f30, void *fpcr) | |
98a8e1e5 | 1532 | { |
9a3c8263 | 1533 | gdb_byte *regs = (gdb_byte *) f0_f30; |
98a8e1e5 RH |
1534 | int i; |
1535 | ||
1536 | for (i = ALPHA_FP0_REGNUM; i < ALPHA_FP0_REGNUM + 31; ++i) | |
1537 | if (regno == i || regno == -1) | |
34a79281 | 1538 | regcache->raw_collect (i, regs + (i - ALPHA_FP0_REGNUM) * 8); |
98a8e1e5 RH |
1539 | |
1540 | if (regno == ALPHA_FPCR_REGNUM || regno == -1) | |
34a79281 | 1541 | regcache->raw_collect (ALPHA_FPCR_REGNUM, fpcr); |
98a8e1e5 RH |
1542 | } |
1543 | ||
d2427a71 | 1544 | \f |
0de94d4b JB |
1545 | |
1546 | /* Return nonzero if the G_floating register value in REG is equal to | |
1547 | zero for FP control instructions. */ | |
1548 | ||
1549 | static int | |
1550 | fp_register_zero_p (LONGEST reg) | |
1551 | { | |
1552 | /* Check that all bits except the sign bit are zero. */ | |
1553 | const LONGEST zero_mask = ((LONGEST) 1 << 63) ^ -1; | |
1554 | ||
1555 | return ((reg & zero_mask) == 0); | |
1556 | } | |
1557 | ||
1558 | /* Return the value of the sign bit for the G_floating register | |
1559 | value held in REG. */ | |
1560 | ||
1561 | static int | |
1562 | fp_register_sign_bit (LONGEST reg) | |
1563 | { | |
1564 | const LONGEST sign_mask = (LONGEST) 1 << 63; | |
1565 | ||
1566 | return ((reg & sign_mask) != 0); | |
1567 | } | |
1568 | ||
ec32e4be JT |
1569 | /* alpha_software_single_step() is called just before we want to resume |
1570 | the inferior, if we want to single-step it but there is no hardware | |
1571 | or kernel single-step support (NetBSD on Alpha, for example). We find | |
e0cd558a | 1572 | the target of the coming instruction and breakpoint it. */ |
ec32e4be JT |
1573 | |
1574 | static CORE_ADDR | |
7ab2d087 | 1575 | alpha_next_pc (struct regcache *regcache, CORE_ADDR pc) |
ec32e4be | 1576 | { |
ac7936df | 1577 | struct gdbarch *gdbarch = regcache->arch (); |
ec32e4be JT |
1578 | unsigned int insn; |
1579 | unsigned int op; | |
551e4f2e | 1580 | int regno; |
ec32e4be JT |
1581 | int offset; |
1582 | LONGEST rav; | |
1583 | ||
e17a4113 | 1584 | insn = alpha_read_insn (gdbarch, pc); |
ec32e4be | 1585 | |
0963b4bd | 1586 | /* Opcode is top 6 bits. */ |
ec32e4be JT |
1587 | op = (insn >> 26) & 0x3f; |
1588 | ||
1589 | if (op == 0x1a) | |
1590 | { | |
1591 | /* Jump format: target PC is: | |
1592 | RB & ~3 */ | |
7ab2d087 | 1593 | return (regcache_raw_get_unsigned (regcache, (insn >> 16) & 0x1f) & ~3); |
ec32e4be JT |
1594 | } |
1595 | ||
1596 | if ((op & 0x30) == 0x30) | |
1597 | { | |
1598 | /* Branch format: target PC is: | |
1599 | (new PC) + (4 * sext(displacement)) */ | |
f8bf5763 PM |
1600 | if (op == 0x30 /* BR */ |
1601 | || op == 0x34) /* BSR */ | |
ec32e4be JT |
1602 | { |
1603 | branch_taken: | |
dda83cd7 | 1604 | offset = (insn & 0x001fffff); |
ec32e4be JT |
1605 | if (offset & 0x00100000) |
1606 | offset |= 0xffe00000; | |
e8d2d628 MK |
1607 | offset *= ALPHA_INSN_SIZE; |
1608 | return (pc + ALPHA_INSN_SIZE + offset); | |
ec32e4be JT |
1609 | } |
1610 | ||
1611 | /* Need to determine if branch is taken; read RA. */ | |
551e4f2e JB |
1612 | regno = (insn >> 21) & 0x1f; |
1613 | switch (op) | |
dda83cd7 SM |
1614 | { |
1615 | case 0x31: /* FBEQ */ | |
1616 | case 0x36: /* FBGE */ | |
1617 | case 0x37: /* FBGT */ | |
1618 | case 0x33: /* FBLE */ | |
1619 | case 0x32: /* FBLT */ | |
1620 | case 0x35: /* FBNE */ | |
1621 | regno += gdbarch_fp0_regnum (gdbarch); | |
551e4f2e JB |
1622 | } |
1623 | ||
7ab2d087 | 1624 | rav = regcache_raw_get_signed (regcache, regno); |
0de94d4b | 1625 | |
ec32e4be JT |
1626 | switch (op) |
1627 | { | |
1628 | case 0x38: /* BLBC */ | |
1629 | if ((rav & 1) == 0) | |
1630 | goto branch_taken; | |
1631 | break; | |
1632 | case 0x3c: /* BLBS */ | |
1633 | if (rav & 1) | |
1634 | goto branch_taken; | |
1635 | break; | |
1636 | case 0x39: /* BEQ */ | |
1637 | if (rav == 0) | |
1638 | goto branch_taken; | |
1639 | break; | |
1640 | case 0x3d: /* BNE */ | |
1641 | if (rav != 0) | |
1642 | goto branch_taken; | |
1643 | break; | |
1644 | case 0x3a: /* BLT */ | |
1645 | if (rav < 0) | |
1646 | goto branch_taken; | |
1647 | break; | |
1648 | case 0x3b: /* BLE */ | |
1649 | if (rav <= 0) | |
1650 | goto branch_taken; | |
1651 | break; | |
1652 | case 0x3f: /* BGT */ | |
1653 | if (rav > 0) | |
1654 | goto branch_taken; | |
1655 | break; | |
1656 | case 0x3e: /* BGE */ | |
1657 | if (rav >= 0) | |
1658 | goto branch_taken; | |
1659 | break; | |
d2427a71 | 1660 | |
dda83cd7 SM |
1661 | /* Floating point branches. */ |
1662 | ||
1663 | case 0x31: /* FBEQ */ | |
1664 | if (fp_register_zero_p (rav)) | |
1665 | goto branch_taken; | |
1666 | break; | |
1667 | case 0x36: /* FBGE */ | |
1668 | if (fp_register_sign_bit (rav) == 0 || fp_register_zero_p (rav)) | |
1669 | goto branch_taken; | |
1670 | break; | |
1671 | case 0x37: /* FBGT */ | |
1672 | if (fp_register_sign_bit (rav) == 0 && ! fp_register_zero_p (rav)) | |
1673 | goto branch_taken; | |
1674 | break; | |
1675 | case 0x33: /* FBLE */ | |
1676 | if (fp_register_sign_bit (rav) == 1 || fp_register_zero_p (rav)) | |
1677 | goto branch_taken; | |
1678 | break; | |
1679 | case 0x32: /* FBLT */ | |
1680 | if (fp_register_sign_bit (rav) == 1 && ! fp_register_zero_p (rav)) | |
1681 | goto branch_taken; | |
1682 | break; | |
1683 | case 0x35: /* FBNE */ | |
1684 | if (! fp_register_zero_p (rav)) | |
1685 | goto branch_taken; | |
1686 | break; | |
ec32e4be JT |
1687 | } |
1688 | } | |
1689 | ||
1690 | /* Not a branch or branch not taken; target PC is: | |
1691 | pc + 4 */ | |
e8d2d628 | 1692 | return (pc + ALPHA_INSN_SIZE); |
ec32e4be JT |
1693 | } |
1694 | ||
a0ff9e1a | 1695 | std::vector<CORE_ADDR> |
f5ea389a | 1696 | alpha_software_single_step (struct regcache *regcache) |
ec32e4be | 1697 | { |
68f81d60 RH |
1698 | struct gdbarch *gdbarch = regcache->arch (); |
1699 | ||
1700 | CORE_ADDR pc = regcache_read_pc (regcache); | |
1701 | ||
1702 | std::vector<CORE_ADDR> next_pcs | |
1703 | = alpha_deal_with_atomic_sequence (gdbarch, pc); | |
1704 | if (!next_pcs.empty ()) | |
1705 | return next_pcs; | |
ec32e4be | 1706 | |
68f81d60 RH |
1707 | CORE_ADDR next_pc = alpha_next_pc (regcache, pc); |
1708 | return {next_pc}; | |
c906108c SS |
1709 | } |
1710 | ||
dc129d82 | 1711 | \f |
dc129d82 JT |
1712 | /* Initialize the current architecture based on INFO. If possible, re-use an |
1713 | architecture from ARCHES, which is a list of architectures already created | |
1714 | during this debugging session. | |
1715 | ||
1716 | Called e.g. at program startup, when reading a core file, and when reading | |
1717 | a binary file. */ | |
1718 | ||
1719 | static struct gdbarch * | |
1720 | alpha_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches) | |
1721 | { | |
dc129d82 | 1722 | /* Find a candidate among extant architectures. */ |
4be87837 DJ |
1723 | arches = gdbarch_list_lookup_by_info (arches, &info); |
1724 | if (arches != NULL) | |
1725 | return arches->gdbarch; | |
dc129d82 | 1726 | |
2b16913c SM |
1727 | gdbarch *gdbarch |
1728 | = gdbarch_alloc (&info, gdbarch_tdep_up (new alpha_gdbarch_tdep)); | |
1729 | alpha_gdbarch_tdep *tdep = gdbarch_tdep<alpha_gdbarch_tdep> (gdbarch); | |
dc129d82 | 1730 | |
d2427a71 RH |
1731 | /* Lowest text address. This is used by heuristic_proc_start() |
1732 | to decide when to stop looking. */ | |
594706e6 | 1733 | tdep->vm_min_address = (CORE_ADDR) 0x120000000LL; |
d9b023cc | 1734 | |
36a6271d | 1735 | tdep->dynamic_sigtramp_offset = NULL; |
5868c862 | 1736 | tdep->sigcontext_addr = NULL; |
138e7be5 MK |
1737 | tdep->sc_pc_offset = 2 * 8; |
1738 | tdep->sc_regs_offset = 4 * 8; | |
1739 | tdep->sc_fpregs_offset = tdep->sc_regs_offset + 32 * 8 + 8; | |
36a6271d | 1740 | |
0963b4bd | 1741 | tdep->jb_pc = -1; /* longjmp support not enabled by default. */ |
accc6d1f | 1742 | |
9823e921 RH |
1743 | tdep->return_in_memory = alpha_return_in_memory_always; |
1744 | ||
dc129d82 JT |
1745 | /* Type sizes */ |
1746 | set_gdbarch_short_bit (gdbarch, 16); | |
1747 | set_gdbarch_int_bit (gdbarch, 32); | |
1748 | set_gdbarch_long_bit (gdbarch, 64); | |
1749 | set_gdbarch_long_long_bit (gdbarch, 64); | |
53375380 PA |
1750 | set_gdbarch_wchar_bit (gdbarch, 64); |
1751 | set_gdbarch_wchar_signed (gdbarch, 0); | |
dc129d82 JT |
1752 | set_gdbarch_float_bit (gdbarch, 32); |
1753 | set_gdbarch_double_bit (gdbarch, 64); | |
1754 | set_gdbarch_long_double_bit (gdbarch, 64); | |
1755 | set_gdbarch_ptr_bit (gdbarch, 64); | |
1756 | ||
1757 | /* Register info */ | |
1758 | set_gdbarch_num_regs (gdbarch, ALPHA_NUM_REGS); | |
1759 | set_gdbarch_sp_regnum (gdbarch, ALPHA_SP_REGNUM); | |
dc129d82 JT |
1760 | set_gdbarch_pc_regnum (gdbarch, ALPHA_PC_REGNUM); |
1761 | set_gdbarch_fp0_regnum (gdbarch, ALPHA_FP0_REGNUM); | |
1762 | ||
1763 | set_gdbarch_register_name (gdbarch, alpha_register_name); | |
c483c494 | 1764 | set_gdbarch_register_type (gdbarch, alpha_register_type); |
dc129d82 JT |
1765 | |
1766 | set_gdbarch_cannot_fetch_register (gdbarch, alpha_cannot_fetch_register); | |
1767 | set_gdbarch_cannot_store_register (gdbarch, alpha_cannot_store_register); | |
1768 | ||
c483c494 RH |
1769 | set_gdbarch_convert_register_p (gdbarch, alpha_convert_register_p); |
1770 | set_gdbarch_register_to_value (gdbarch, alpha_register_to_value); | |
1771 | set_gdbarch_value_to_register (gdbarch, alpha_value_to_register); | |
dc129d82 | 1772 | |
615967cb RH |
1773 | set_gdbarch_register_reggroup_p (gdbarch, alpha_register_reggroup_p); |
1774 | ||
d2427a71 | 1775 | /* Prologue heuristics. */ |
dc129d82 JT |
1776 | set_gdbarch_skip_prologue (gdbarch, alpha_skip_prologue); |
1777 | ||
d2427a71 | 1778 | /* Call info. */ |
dc129d82 | 1779 | |
9823e921 | 1780 | set_gdbarch_return_value (gdbarch, alpha_return_value); |
dc129d82 JT |
1781 | |
1782 | /* Settings for calling functions in the inferior. */ | |
c88e30c0 | 1783 | set_gdbarch_push_dummy_call (gdbarch, alpha_push_dummy_call); |
d2427a71 | 1784 | |
dc129d82 | 1785 | set_gdbarch_inner_than (gdbarch, core_addr_lessthan); |
36a6271d | 1786 | set_gdbarch_skip_trampoline_code (gdbarch, find_solib_trampoline_target); |
dc129d82 | 1787 | |
04180708 YQ |
1788 | set_gdbarch_breakpoint_kind_from_pc (gdbarch, |
1789 | alpha_breakpoint::kind_from_pc); | |
1790 | set_gdbarch_sw_breakpoint_from_kind (gdbarch, | |
1791 | alpha_breakpoint::bp_from_kind); | |
e8d2d628 | 1792 | set_gdbarch_decr_pc_after_break (gdbarch, ALPHA_INSN_SIZE); |
9d519230 | 1793 | set_gdbarch_cannot_step_breakpoint (gdbarch, 1); |
95b80706 | 1794 | |
46ad3598 | 1795 | /* Handles single stepping of atomic sequences. */ |
68f81d60 | 1796 | set_gdbarch_software_single_step (gdbarch, alpha_software_single_step); |
46ad3598 | 1797 | |
44dffaac | 1798 | /* Hook in ABI-specific overrides, if they have been registered. */ |
4be87837 | 1799 | gdbarch_init_osabi (info, gdbarch); |
44dffaac | 1800 | |
accc6d1f JT |
1801 | /* Now that we have tuned the configuration, set a few final things |
1802 | based on what the OS ABI has told us. */ | |
1803 | ||
1804 | if (tdep->jb_pc >= 0) | |
1805 | set_gdbarch_get_longjmp_target (gdbarch, alpha_get_longjmp_target); | |
1806 | ||
6834c9bb JB |
1807 | frame_unwind_append_unwinder (gdbarch, &alpha_sigtramp_frame_unwind); |
1808 | frame_unwind_append_unwinder (gdbarch, &alpha_heuristic_frame_unwind); | |
dc129d82 | 1809 | |
d2427a71 | 1810 | frame_base_set_default (gdbarch, &alpha_heuristic_frame_base); |
accc6d1f | 1811 | |
d2427a71 | 1812 | return gdbarch; |
dc129d82 JT |
1813 | } |
1814 | ||
baa490c4 RH |
1815 | void |
1816 | alpha_dwarf2_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch) | |
1817 | { | |
6834c9bb | 1818 | dwarf2_append_unwinders (gdbarch); |
336d1bba | 1819 | frame_base_append_sniffer (gdbarch, dwarf2_frame_base_sniffer); |
baa490c4 RH |
1820 | } |
1821 | ||
6c265988 | 1822 | void _initialize_alpha_tdep (); |
c906108c | 1823 | void |
6c265988 | 1824 | _initialize_alpha_tdep () |
c906108c | 1825 | { |
c906108c | 1826 | |
d2427a71 | 1827 | gdbarch_register (bfd_arch_alpha, alpha_gdbarch_init, NULL); |
c906108c SS |
1828 | |
1829 | /* Let the user set the fence post for heuristic_proc_start. */ | |
1830 | ||
1831 | /* We really would like to have both "0" and "unlimited" work, but | |
1832 | command.c doesn't deal with that. So make it a var_zinteger | |
1833 | because the user can always use "999999" or some such for unlimited. */ | |
edefbb7c AC |
1834 | /* We need to throw away the frame cache when we set this, since it |
1835 | might change our ability to get backtraces. */ | |
1836 | add_setshow_zinteger_cmd ("heuristic-fence-post", class_support, | |
7915a72c AC |
1837 | &heuristic_fence_post, _("\ |
1838 | Set the distance searched for the start of a function."), _("\ | |
1839 | Show the distance searched for the start of a function."), _("\ | |
c906108c SS |
1840 | If you are debugging a stripped executable, GDB needs to search through the\n\ |
1841 | program for the start of a function. This command sets the distance of the\n\ | |
323e0a4a | 1842 | search. The only need to set it is when debugging a stripped executable."), |
2c5b56ce | 1843 | reinit_frame_cache_sfunc, |
0963b4bd MS |
1844 | NULL, /* FIXME: i18n: The distance searched for |
1845 | the start of a function is \"%d\". */ | |
edefbb7c | 1846 | &setlist, &showlist); |
c906108c | 1847 | } |