]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
[AArch64, Binutils] Make hint space instructions valid for Armv8-a
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
8a6e1d1d
SD
12020-04-20 Sudakshina Das <sudi.das@arm.com>
2
3 * testsuite/gas/aarch64/bti.d: Update -march option.
4 * testsuite/gas/aarch64/illegal-bti.d: Remove.
5 * testsuite/gas/aarch64/illegal-bti.l: Remove.
6 * testsuite/gas/aarch64/illegal-ras-1.l: Remove esb.
7 * testsuite/gas/aarch64/illegal-ras-1.s: Remove esb.
8
49af2f5c
AM
92020-04-17 Alan Modra <amodra@gmail.com>
10
11 * config/tc-bfin.h (TC_EQUAL_IN_INSN): Allow assignment to dot.
12
8e4979ac
NC
132020-04-16 Gagan Singh Sidhu <broly@mac.com>
14 Nick Clifton <nickc@redhat.com>
15
16 PR 25803
17 * config/obj-elf.c (obj_elf_type): Reject ifunc symbols on MIPS
18 targets.
19 * testsuite/gas/elf/elf.exp: Add MIPS targets to the list to skip
20 for the type-2 test.
21 * testsuite/gas/elf/type-noifunc.e: Update to allow for MIPS
22 targets running this test.
23
c54a9b56
DF
242020-02-16 David Faust <david.faust@oracle.com>
25
26 * testsuite/gas/bpf/bpf.exp: Run jump32 tests.
27 * testsuite/gas/bpf/jump32.s: New file.
28 * testsuite/gas/bpf/jump32.d: Likewise.
29
3071b197
L
302020-04-08 H.J. Lu <hongjiu.lu@intel.com>
31
32 * doc/c-i386.texi: Correct -mlfence-before-indirect-branch=
33 documentation.
34
6a3ab923
GN
352020-04-08 Gunther Nikl <gnikl@justmail.de>
36
37 * config/tc-moxie.h (MD_PCREL_FROM_SECTION): Delete define.
38 (md_pcrel_from): Remove prototytpe.
d9f19885
GN
39 * config/tc-m32c.h (MD_PCREL_FROM_SECTION): Delete duplicate
40 define.
41 (md_pcrel_from_section): Remove duplicate prototype.
9ad4cfa8
GN
42 * tc.h (md_pcrel_from_section): Add prototype.
43 * config/tc-aarch64.h (md_pcrel_from_section): Remove prototype.
44 * config/tc-arc.h (md_pcrel_from_section): Likewise.
45 * config/tc-arm.h (md_pcrel_from_section): Likewise.
46 * config/tc-avr.h (md_pcrel_from_section): Likewise.
47 * config/tc-bfin.h (md_pcrel_from_section): Likewise.
48 * config/tc-bpf.h (md_pcrel_from_section): Likewise.
49 * config/tc-csky.h (md_pcrel_from_section): Likewise.
50 * config/tc-d10v.h (md_pcrel_from_section): Likewise.
51 * config/tc-d30v.h (md_pcrel_from_section): Likewise.
52 * config/tc-epiphany.h (md_pcrel_from_section): Likewise.
53 * config/tc-fr30.h (md_pcrel_from_section): Likewise.
54 * config/tc-frv.h (md_pcrel_from_section): Likewise.
55 * config/tc-iq2000.h (md_pcrel_from_section): Likewise.
56 * config/tc-lm32.h (md_pcrel_from_section): Likewise.
57 * config/tc-m32c.h (md_pcrel_from_section): Likewise.
58 * config/tc-m32r.h (md_pcrel_from_section): Likewise.
59 * config/tc-mcore.h (md_pcrel_from_section): Likewise.
60 * config/tc-mep.h (md_pcrel_from_section): Likewise.
61 * config/tc-metag.h (md_pcrel_from_section): Likewise.
62 * config/tc-microblaze.h (md_pcrel_from_section): Likewise.
63 * config/tc-mmix.h (md_pcrel_from_section): Likewise.
64 * config/tc-moxie.h (md_pcrel_from_section): Likewise.
65 * config/tc-msp430.h (md_pcrel_from_section): Likewise.
66 * config/tc-mt.h (md_pcrel_from_section): Likewise.
67 * config/tc-or1k.h (md_pcrel_from_section): Likewise.
68 * config/tc-ppc.h (md_pcrel_from_section): Likewise.
69 * config/tc-rl78.h (md_pcrel_from_section): Likewise.
70 * config/tc-rx.h (md_pcrel_from_section): Likewise.
71 * config/tc-s390.h (md_pcrel_from_section): Likewise.
72 * config/tc-sh.h (md_pcrel_from_section): Likewise.
73 * config/tc-xc16x.h (md_pcrel_from_section): Likewise.
74 * config/tc-xstormy16.h (md_pcrel_from_section): Likewise.
4c09b8c4
GN
75 * config/tc-microblaze.h (md_begin, md_assemble, md_undefined_symbol,
76 md_show_usage, md_convert_frag, md_operand, md_number_to_chars,
77 md_estimate_size_before_relax, md_section_align, tc_gen_reloc,
78 md_apply_fix3): Delete prototypes.
6a3ab923 79
6e0e8b45
L
802020-04-07 H.J. Lu <hongjiu.lu@intel.com>
81
82 * NEWS: Mention support for Intel SERIALIZE and TSXLDTRK
83 instructions.
84
266803a2
L
852020-04-07 H.J. Lu <hongjiu.lu@intel.com>
86
87 * doc/c-z80.texi: Fix @xref warnings.
88
bb651e8b
CL
892020-04-07 Lili Cui <lili.cui@intel.com>
90
91 * config/tc-i386.c (cpu_arch): Add .TSXLDTRK.
92 (cpu_noarch): Likewise.
93 * doc/c-i386.texi: Document TSXLDTRK.
94 * testsuite/gas/i386/i386.exp: Run TSXLDTRK tests.
95 * testsuite/gas/i386/tsxldtrk.d: Likewise.
96 * testsuite/gas/i386/tsxldtrk.s: Likewise.
97 * testsuite/gas/i386/x86-64-tsxldtrk.d: Likewise.
98
4b27d27c
L
992020-04-02 Lili Cui <lili.cui@intel.com>
100
101 * config/tc-i386.c (cpu_arch): Add .serialize.
102 (cpu_noarch): Likewise.
103 * doc/c-i386.texi: Document serialize.
104 * testsuite/gas/i386/i386.exp: Run serialize tests
105 * testsuite/gas/i386/serialize.d: Likewise.
106 * testsuite/gas/i386/x86-64-serialize.d: Likewise.
107 * testsuite/gas/i386/serialize.s: Likewise.
108
bb897477
RO
1092020-04-02 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
110
111 * testsuite/gas/elf/section12a.d: Use notarget instead of xfail.
112 * testsuite/gas/elf/section12b.d: Likewise.
113 * testsuite/gas/elf/section16a.d: Likewise.
114 * testsuite/gas/elf/section16b.d: Likewise.
115
59e28a97
GN
1162020-04-02 Gunther Nikl <gnikl@justmail.de>
117
118 * config/tc-m68k.c (m68k_ip): Fix range check for index register
119 with a suppressed address register.
120
efc3a950
L
1212020-04-01 H.J. Lu <hongjiu.lu@intel.com>
122
123 PR gas/25756
124 * config/tc-i386.h (TC_FORCE_RELOCATION_ABS): New.
125 * testsuite/gas/i386/localpic.s: Add a test for relocation
126 against local absolute symbol.
127 * testsuite/gas/i386/x86-64-localpic.s: Likewise.
128 * testsuite/gas/i386/localpic.d: Updated.
129 * testsuite/gas/i386/x86-64-localpic.d: Likewise.
130 * testsuite/gas/i386/ilp32/x86-64-localpic.d: Likewise.
131
15d47c3a
RO
1322020-04-01 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
133
134 PR gas/25732
135 * testsuite/gas/i386/solaris/x86-64-branch-2.d: New file.
136 * testsuite/gas/i386/solaris/x86-64-branch-3.d: New file.
137 * testsuite/gas/i386/solaris/x86-64-jump.d: Incorporate changes to
138 testsuite/gas/i386/x86-64-jump.d.
139 * gas/testsuite/gas/i386/solaris/x86-64-mpx-branch-1.d:
140 Incorporate changes to
141 gas/testsuite/gas/i386/x86-64-mpx-branch-1.d.
142 * testsuite/gas/i386/solaris/x86-64-mpx-branch-2.d : Incorporate
143 changes to testsuite/gas/i386/x86-64-mpx-branch-2.d.
144 * testsuite/gas/i386/x86-64-branch-2.d: Skip on *-*-solaris*.
145 * testsuite/gas/i386/x86-64-branch-3.d: Likewise.
146
876678f0
MR
1472020-03-31 Maciej W. Rozycki <macro@linux-mips.org>
148
149 PR 25611
150 PR 25614
151 * dwarf2dbg.c: Do not include "bignum.h".
152
d1a89da5
NC
1532020-03-30 Nelson Chu <nelson.chu@sifive.com>
154
155 * testsuite/gas/riscv/alias-csr.d: Move this to priv-reg-pseudo.
156 * testsuite/gas/riscv/alias-csr.s: Likewise.
157 * testsuite/gas/riscv/no-aliases-csr.d: Move this
158 to priv-reg-pseudo-noalias.
159 * testsuite/gas/riscv/bad-csr.d: Rename to priv-reg-fail-nonexistent.
160 * testsuite/gas/riscv/bad-csr.l: Likewise.
161 * testsuite/gas/riscv/bad-csr.s: Likewise.
162 * testsuite/gas/riscv/satp.d: Removed. Already included in priv-reg.
163 * testsuite/gas/riscv/satp.s: Likewise.
164 * testsuite/gas/riscv/priv-reg-pseudo.d: New testcase for all pseudo
165 csr instruction, including alias-csr testcase.
166 * testsuite/gas/riscv/priv-reg-pseudo.s: Likewise.
167 * testsuite/gas/riscv/priv-reg-pseudo-noalias.d: New testcase for all
168 pseudo instruction with objdump -Mno-aliases.
169 * testsuite/gas/riscv/priv-reg-fail-nonexistent.d: New testcase.
170 * testsuite/gas/riscv/priv-reg-fail-nonexistent.l: Likewise.
171 * testsuite/gas/riscv/priv-reg-fail-nonexistent.s: Likewise.
172 * testsuite/gas/riscv/priv-reg.d: Update CSR to 1.11.
173 * testsuite/gas/riscv/priv-reg.s: Likewise.
174 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
175 * testsuite/gas/riscv/csr-dw-regnums.d: Likewise.
176 * testsuite/gas/riscv/csr-dw-regnums.s: Likewise.
177
b7780957
J
1782020-03-25 J.W. Jagersma <jwjagersma@gmail.com>
179
180 * config/obj-coff.c (obj_coff_section): Set the bss flag on
181 sections with the "b" attribute.
182
d1023b5d
AM
1832020-03-22 Alan Modra <amodra@gmail.com>
184
185 * testsuite/gas/s12z/truncated.d: Update expected output.
186
0d832e7f
SB
1872020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
188
189 PR 25690
190 * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
191 * doc/c-z80.texi: Update documentation.
192
327ef784
NC
1932020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
194
195 PR 25641
196 PR 25668
197 PR 25633
198 Fix disassembling ED+A4/AC/B4/BC opcodes.
199 Fix assembling lines containing colonless label and instruction
200 with first operand inside parentheses.
201 Fix registration of unsupported by target CPU registers.
202 * config/tc-z80.c: See above.
203 * config/tc-z80.h: See above.
204 * testsuite/gas/z80/colonless.d: Update test.
205 * testsuite/gas/z80/colonless.s: Likewise.
206 * testsuite/gas/z80/ez80_adl_all.d: Likewise.
207 * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
208 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
209 * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
210 * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
211 * testsuite/gas/z80/unsup_regs.s: Likewise.
212 * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
213 * testsuite/gas/z80/z80.exp: Likewise.
214 * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
215 * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
216 * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
217
66d1f7cc
AV
2182020-03-13 Andre Vieira <andre.simoesdiasvieira@arm.com>
219
220 PR 25660
221 * config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
222 (parse_operands): Handle new operand codes.
223 (do_neon_dyadic_long): Make shape check accept the scalar variants.
224 (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
225 * testsuite/gas/arm/mve-vaddsub-it.s: New test.
226 * testsuite/gas/arm/mve-vaddsub-it.d: New test.
227 * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
228 * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
229 * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
230 * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
231
9e8f1c90
L
2322020-03-11 H.J. Lu <hongjiu.lu@intel.com>
233
234 * NEWS: Mention x86 assembler options for CVE-2020-0551.
235
97b4a8f7
L
2362020-03-11 H.J. Lu <hongjiu.lu@intel.com>
237
238 * testsuite/gas/i386/i386.exp: Run new tests.
239 * testsuite/gas/i386/lfence-byte.d: New file.
240 * testsuite/gas/i386/lfence-byte.e: Likewise.
241 * testsuite/gas/i386/lfence-byte.s: Likewise.
242 * testsuite/gas/i386/lfence-indbr-a.d: Likewise.
243 * testsuite/gas/i386/lfence-indbr-b.d: Likewise.
244 * testsuite/gas/i386/lfence-indbr-c.d: Likewise.
245 * testsuite/gas/i386/lfence-indbr.e: Likewise.
246 * testsuite/gas/i386/lfence-indbr.s: Likewise.
247 * testsuite/gas/i386/lfence-load.d: Likewise.
248 * testsuite/gas/i386/lfence-load.s: Likewise.
249 * testsuite/gas/i386/lfence-ret-a.d: Likewise.
250 * testsuite/gas/i386/lfence-ret-b.d: Likewise.
251 * testsuite/gas/i386/lfence-ret.s: Likewise.
252 * testsuite/gas/i386/x86-64-lfence-byte.d: Likewise.
253 * testsuite/gas/i386/x86-64-lfence-byte.e: Likewise.
254 * testsuite/gas/i386/x86-64-lfence-byte.s: Likewise.
255 * testsuite/gas/i386/x86-64-lfence-indbr-a.d: Likewise.
256 * testsuite/gas/i386/x86-64-lfence-indbr-b.d: Likewise.
257 * testsuite/gas/i386/x86-64-lfence-indbr-c.d: Likewise.
258 * testsuite/gas/i386/x86-64-lfence-indbr.e: Likewise.
259 * testsuite/gas/i386/x86-64-lfence-indbr.s: Likewise.
260 * testsuite/gas/i386/x86-64-lfence-load.d: Likewise.
261 * testsuite/gas/i386/x86-64-lfence-load.s: Likewise.
262 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Likewise.
263 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Likewise.
264
ae531041
L
2652020-03-11 H.J. Lu <hongjiu.lu@intel.com>
266
267 * config/tc-i386.c (lfence_after_load): New.
268 (lfence_before_indirect_branch_kind): New.
269 (lfence_before_indirect_branch): New.
270 (lfence_before_ret_kind): New.
271 (lfence_before_ret): New.
272 (last_insn): New.
273 (load_insn_p): New.
274 (insert_lfence_after): New.
275 (insert_lfence_before): New.
276 (md_assemble): Call insert_lfence_before and insert_lfence_after.
277 Set last_insn.
278 (OPTION_MLFENCE_AFTER_LOAD): New.
279 (OPTION_MLFENCE_BEFORE_INDIRECT_BRANCH): New.
280 (OPTION_MLFENCE_BEFORE_RET): New.
281 (md_longopts): Add -mlfence-after-load=,
282 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
283 (md_parse_option): Handle -mlfence-after-load=,
284 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
285 (md_show_usage): Display -mlfence-after-load=,
286 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
287 (i386_cons_align): New.
288 * config/tc-i386.h (i386_cons_align): New.
289 (md_cons_align): New.
290 * doc/c-i386.texi: Document -mlfence-after-load=,
291 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
292
5496f3c6
NC
2932020-03-11 Nick Clifton <nickc@redhat.com>
294
295 PR 25611
296 PR 25614
297 * dwarf2dbg.c (DWARF2_FILE_TIME_NAME): Default to -1.
298 (DWARF2_FILE_SIZE_NAME): Default to -1.
299 (DWARF2_LINE_VERSION): Default to the current dwarf level or 3,
300 whichever is higher.
301 (DWARF2_LINE_MAX_OPS_PER_INSN): Provide a default value of 1.
302 (NUM_MD5_BYTES): Define.
303 (struct file entry): Add md5 field.
304 (get_filenum): Delete and replace with...
305 (get_basename): New function.
306 (get_directory_table_entry): New function.
307 (allocate_filenum): New function.
308 (allocate_filename_to_slot): New function.
309 (dwarf2_where): Use new functions.
310 (dwarf2_directive_filename): Add support for extended .file
311 pseudo-op.
312 (dwarf2_directive_loc): Allow the use of file number zero with
313 DWARF 5 or higher.
314 (out_file_list): Rename to...
315 (out_dir_and_file_list): Add DWARF 5 support.
316 (out_debug_line): Emit extra values into the section header for
317 DWARF 5.
318 (out_debug_str): Allow for file 0 to be used with DWARF 5.
319 * doc/as.texi (.file): Update the description of this pseudo-op.
320 * testsuite/gas/elf-dwarf-5-file0.s: Add more lines.
321 * testsuite/gas/elf-dwarf-5-file0.d: Update expected dump output.
322 * testsuite/gas/lns/lns-diag-1.l: Update expected error message.
323 * NEWS: Mention the new feature.
324
a6a1f5e0
AM
3252020-03-10 Alan Modra <amodra@gmail.com>
326
327 * config/tc-csky.c (get_operand_value): Rewrite 1 << 31 expressions
328 to avoid signed overflow.
329 * config/tc-mcore.c (md_assemble): Likewise.
330 * config/tc-mips.c (gpr_read_mask, gpr_write_mask): Likewise.
331 * config/tc-nds32.c (SET_ADDEND): Likewise.
332 * config/tc-nios2.c (nios2_assemble_arg_R): Likewise.
333
3fabc179
JB
3342020-03-09 Jan Beulich <jbeulich@suse.com>
335
336 * testsuite/gas/i386/avx.s: Add long-form VCMP[PS][SD] pseudos.
337 * testsuite/gas/i386/avx.d, testsuite/gas/i386/avx-16bit.d,
338 testsuite/gas/i386/avx-intel.d: Adjust expectations.
339
190e5fc8
AM
3402020-03-07 Alan Modra <amodra@gmail.com>
341
342 * testsuite/gas/elf/dwarf-5-file0.s: Don't start directives in
343 first column.
344
84d9ab33
NC
3452020-03-06 Nick Clifton <nickc@redhat.com>
346
347 PR 25614
348 * dwarf2dbg.c (dwarf2_directive_filename): Allow a file number of
349 0 if the dwarf_level is 5 or more. Complain if a filename follows
350 a file 0.
351 * testsuite/gas/elf/dwarf-5-file0.s: New test.
352 * testsuite/gas/elf/dwarf-5-file0.d: New test driver.
353 * testsuite/gas/elf/elf.exp: Run the new test.
354
355 PR 25612
356 * config/tc-ia64.h (DWARF2_VERISION): Fix typo.
357 * doc/as.texi: Fix another typo.
358
31bf1864
NC
3592020-03-06 Nick Clifton <nickc@redhat.com>
360
361 PR 25612
362 * as.c (dwarf_level): Define.
363 (show_usage): Add --gdwarf-3, --gdwarf-4 and --gdwarf-5.
364 (parse_args): Add support for the new options.
365 as.h (dwarf_level): Prototype.
366 * dwarf2dbg.c (DWARF2_VERSION): Use dwarf_level as default version
367 value.
368 * config/tc-ia64.h (DWARF2_VERISION): Update definition.
369 (DWARF2_LINE_VERSION): Remove definition.
370 * doc/as.texi: Document the new options.
371
3c968de5
NC
3722020-03-06 Nick Clifton <nickc@redhat.com>
373
374 PR 25572
375 * as.c (main): Allow matching input and outputs when they are
376 not regular files.
377
bc49bfd8
JB
3782020-03-06 Jan Beulich <jbeulich@suse.com>
379
380 * config/tc-i386.c (match_mem_size): Generalize broadcast special
381 casing.
382 (check_VecOperands): Zap xmmword/ymmword/zmmword when more than
383 one of byte/word/dword/qword is set alongside a SIMD register in
384 a template's operand.
385
4873e243
JB
3862020-03-06 Jan Beulich <jbeulich@suse.com>
387
388 * config/tc-i386.c (match_template): Extend code in logic
389 rejecting certain suffixes in certain modes to also cover mask
390 register use and VecSIB. Drop special casing of broadcast. Skip
391 immediates in the check.
392
e365e234
JB
3932020-03-06 Jan Beulich <jbeulich@suse.com>
394
395 * config/tc-i386.c (match_template): Fold duplicate code in
396 logic rejecting certain suffixes in certain modes. Drop
397 pointless "else".
398
4ed21b58
JB
3992020-03-06 Jan Beulich <jbeulich@suse.com>
400
401 * config/tc-i386.c (process_suffix): Exlucde !vexw insns
402 alongside !norex64 ones.
403 * testsuite/gas/i386/x86-64-avx512bw.s: Test VPEXTR* and VPINSR*
404 with both 32- and 64-bit GPR operands.
405 * testsuite/gas/i386/x86-64-avx512f.s: Test VEXTRACTPS with both
406 32- and 64-bit GPR operands.
407 * testsuite/gas/i386/x86-64-avx512bw-intel.d,
408 testsuite/gas/i386/x86-64-avx512bw.d,
409 testsuite/gas/i386/x86-64-avx512f-intel.d,
410 testsuite/gas/i386/x86-64-avx512f.d: Adjust expectations.
411
643bb870
JB
4122020-03-06 Jan Beulich <jbeulich@suse.com>
413
414 * config/tc-i386.c (md_assemble): Drop use of rex64.
415 (process_suffix): For REX.W for 64-bit CRC32.
416
a23b33b3
JB
4172020-03-06 Jan Beulich <jbeulich@suse.com>
418
419 * config/tc-i386.c (i386_addressing_mode): For 32-bit
420 addressing for MPX insns without base/index.
421 * testsuite/gas/i386/mpx-16bit.s,
422 * testsuite/gas/i386/mpx-16bit.d: New.
423 * testsuite/gas/i386/i386.exp: Run new test.
424
a0497384
JB
4252020-03-06 Jan Beulich <jbeulich@suse.com>
426
427 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
428 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
429 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
430 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
431 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
432 as well as a BSWAP one.
433 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
434 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
435 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
436 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
437 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
438 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
439 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
440 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
441 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
442 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
443 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
444 testsuite/gas/i386/vmx.d: Adjust expectations.
445
b630c145
JB
4462020-03-06 Jan Beulich <jbeulich@suse.com>
447
448 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
449 from having their operands swapped.
450 * testsuite/gas/i386/waitpkg.s,
451 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
452 3-operand cases as well as testing of 16-bit code generation.
453 * testsuite/gas/i386/waitpkg.d,
454 testsuite/gas/i386/waitpkg-intel.d,
455 testsuite/gas/i386/x86-64-waitpkg.d,
456 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
457
de48783e
NC
4582020-03-04 Nelson Chu <nelson.chu@sifive.com>
459
dee35d02
NC
460 * config/tc-riscv.c (percent_op_utype): Support the modifier
461 %got_pcrel_hi.
462 * doc/c-riscv.texi: Add documentation.
463 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
464 modifier %got_pcrel_hi.
465 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
466 * testsuite/gas/riscv/relax-reloc.d: Likewise.
467 * testsuite/gas/riscv/relax-reloc.s: Likewise.
468
de48783e
NC
469 * doc/c-riscv.texi (relocation modifiers): Add documentation.
470 (RISC-V-Formats): Update the section name from "Instruction Formats"
471 to "RISC-V Instruction Formats".
472
749479c8
AO
4732020-03-04 Alexandre Oliva <oliva@adacore.com>
474
475 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
476 detected in a section which does not have at least 4 byte
477 alignment.
478 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
479 * testsuite/gas/arm/ldr-t.s: Likewise.
480 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
481 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
482 disassembly, ignoring any NOPs that may have been inserted because
483 of section alignment.
484 * testsuite/gas/arm/ldr-t.d: Likewise.
485
a847e322
JB
4862020-03-04 Jan Beulich <jbeulich@suse.com>
487
488 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
489 * doc/c-i386.texi: Mention sev_es.
490 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
491 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
492 expectations.
493 * testsuite/gas/i386/arch-13-znver1.d,
494 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
495
3cd7f3e3
L
4962020-03-03 H.J. Lu <hongjiu.lu@intel.com>
497
498 * config/tc-i386.c (match_template): Replace ignoresize and
499 defaultsize with mnemonicsize.
500 (process_suffix): Likewise.
501
b8ba1385
SB
5022020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
503
504 PR 25627
505 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
506 instruction LD IY,(HL).
507 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
508 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
509 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
510 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
511
10d97a0f
L
5122020-03-03 H.J. Lu <hongjiu.lu@intel.com>
513
514 PR gas/25622
515 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
516 x86-64-default-suffix-avx.
517 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
518 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
519 * testsuite/gas/i386/noreg64.d: Updated.
520 * testsuite/gas/i386/noreg64.l: Likewise.
521 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
522 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
523 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
524
8326546e
SB
5252020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
526
527 PR 25604
528 * config/tc-z80.c (contains_register): Prevent an illegal memory
529 access when checking an expression for a register name.
530
e3e896e6
AM
5312020-03-03 Alan Modra <amodra@gmail.com>
532
533 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
534 support.
535
a4dd6c97
AM
5362020-03-02 Alan Modra <amodra@gmail.com>
537
538 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
539 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
540 and .sbss sections.
541 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
542 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
543 (s3_s_score_lcomm): Likewise.
544 * config/tc-score7.c: Similarly.
545 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
546
dec7b24b
YS
5472020-02-28 YunQiang Su <syq@debian.org>
548
549 PR gas/25539
550 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
551 to handle multi-labels.
552 (has_label_name): New.
553
cceb53b8
MM
5542020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
555
556 * config/tc-arm.c (enum pred_instruction_type): Remove
557 NEUTRAL_IT_NO_VPT_INSN predication type.
558 (cxn_handle_predication): Modify to require condition suffixes.
559 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
560 * testsuite/gas/arm/cde-scalar.s: Update test.
561 * testsuite/gas/arm/cde-warnings.l: Update test.
562 * testsuite/gas/arm/cde-warnings.s: Update test.
563
da3ec71f
AM
5642020-02-26 Alan Modra <amodra@gmail.com>
565
566 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
567 N_() on empty string.
568
42135cad
AM
5692020-02-26 Alan Modra <amodra@gmail.com>
570
571 * read.c (read_a_source_file): Call strncpy with length one
572 less than size of original_case_string.
573
dc1e8a47
AM
5742020-02-26 Alan Modra <amodra@gmail.com>
575
576 * config/obj-elf.c: Indent labels correctly.
577 * config/obj-macho.c: Likewise.
578 * config/tc-aarch64.c: Likewise.
579 * config/tc-alpha.c: Likewise.
580 * config/tc-arm.c: Likewise.
581 * config/tc-cr16.c: Likewise.
582 * config/tc-crx.c: Likewise.
583 * config/tc-frv.c: Likewise.
584 * config/tc-i386-intel.c: Likewise.
585 * config/tc-i386.c: Likewise.
586 * config/tc-ia64.c: Likewise.
587 * config/tc-mn10200.c: Likewise.
588 * config/tc-mn10300.c: Likewise.
589 * config/tc-nds32.c: Likewise.
590 * config/tc-riscv.c: Likewise.
591 * config/tc-s12z.c: Likewise.
592 * config/tc-xtensa.c: Likewise.
593 * config/tc-z80.c: Likewise.
594 * read.c: Likewise.
595 * symbols.c: Likewise.
596 * write.c: Likewise.
597
bd0cf5a6
NC
5982020-02-20 Nelson Chu <nelson.chu@sifive.com>
599
54b2aec1
NC
600 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
601 we are assembling instruction with CSR. Call riscv_csr_read_only_check
602 after parsing all arguments.
603 (enum csr_insn_type): New enum is used to classify the CSR instruction.
604 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
605 are used to check if we write a read-only CSR by the CSR instruction.
606 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
607 all CSR for the read-only CSR checking.
608 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
609 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
610 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
611 all CSR instructions for the read-only CSR checking.
612 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
613 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
614
2ca89224
NC
615 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
616 (riscv_opts): Initialize it.
617 (reg_lookup_internal): Check the `riscv_opts.csr_check`
618 before doing the CSR checking.
619 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
620 (md_longopts): Add mcsr-check and mno-csr-check.
621 (md_parse_option): Handle new enum option values.
622 (s_riscv_option): Handle new long options.
623 * doc/c-riscv.texi: Add description for the new .option and assembler
624 options.
625 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
626 the CSR checking.
627 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
628
bd0cf5a6
NC
629 * config/tc-riscv.c (csr_extra_hash): New.
630 (enum riscv_csr_class): New enum. Used to decide
631 whether or not this CSR is legal in the current ISA string.
632 (struct riscv_csr_extra): New structure to hold all extra information
633 of CSR.
634 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
635 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
636 Call hash_reg_name to insert CSR address into reg_names_hash.
637 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
638 Decide whether the CSR is valid according to the csr_extra_hash.
639 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
640 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
641 not a boolean. This is same as riscv_init_csr_hash, so keep the
642 consistent usage.
643 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
644 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
645 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
646 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
647 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
648 f-ext CSR are not allowed.
649 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
650 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
651 source file is `priv-reg.s`, and the ISA is rv64if, so the
652 rv32-only CSR are not allowed.
653 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
654
10a95fcc
AM
6552020-02-21 Alan Modra <amodra@gmail.com>
656
657 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
658 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
659
dda2980f
AM
6602020-02-21 Alan Modra <amodra@gmail.com>
661
662 PR 25569
663 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
664 on section size adjustment, instead perform another write if
665 exec header size is larger than section size.
666
bd3380bc
NC
6672020-02-19 Nelson Chu <nelson.chu@sifive.com>
668
669 * doc/c-riscv.texi: Add the doc entries for -march-attr/
670 -mno-arch-attr command line options.
671
fa164239
JW
6722020-02-19 Nelson Chu <nelson.chu@sifive.com>
673
674 * testsuite/gas/riscv/c-add-addi.d: New testcase.
675 * testsuite/gas/riscv/c-add-addi.s: Likewise.
676
fcaaac0a
SB
6772020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
678
679 PR 25576
680 * config/tc-z80.c (md_parse_option): Do not use an underscore
681 prefix for local labels in SDCC compatability mode.
682 (z80_start_line_hook): Remove SDCC dollar label support.
683 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
684 * testsuite/gas/z80/sdcc.s: Likewise.
685
6862020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
687
688 PR 25517
689 * config/tc-z80.c: Add -march option.
690 * doc/as.texi: Update Z80 documentation.
691 * doc/c-z80.texi: Likewise.
692 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
693 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
694 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
695 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
696 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
697 * testsuite/gas/z80/gbz80_all.d: Likewise.
698 * testsuite/gas/z80/r800_extra.d: Likewise.
699 * testsuite/gas/z80/r800_ii8.d: Likewise.
700 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
701 * testsuite/gas/z80/sdcc.d: Likewise.
702 * testsuite/gas/z80/z180.d: Likewise.
703 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
704 * testsuite/gas/z80/z80_doc.d: Likewise.
705 * testsuite/gas/z80/z80_ii8.d: Likewise.
706 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
707 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
708 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
709 * testsuite/gas/z80/z80_sli.d: Likewise.
710 * testsuite/gas/z80/z80n_all.d: Likewise.
711 * testsuite/gas/z80/z80n_reloc.d: Likewise.
712
a7e12755
L
7132020-02-19 H.J. Lu <hongjiu.lu@intel.com>
714
715 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
716 with GNU_PROPERTY_X86_FEATURE_2_MMX.
717 * testsuite/gas/i386/i386.exp: Run property-3 and
718 x86-64-property-3.
719 * testsuite/gas/i386/property-3.d: New file.
720 * testsuite/gas/i386/property-3.s: Likewise.
721 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
722
272a84b1
L
7232020-02-17 H.J. Lu <hongjiu.lu@intel.com>
724
725 * config/tc-i386.c (cpu_arch): Add .popcnt.
726 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
727 Add a tab before @samp{.sse4a}.
728
c8f8eebc
JB
7292020-02-17 Jan Beulich <jbeulich@suse.com>
730
731 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
732 for AddrPrefixOpReg templates. Combine the two pieces of
733 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
734 mode.
735
eedb0f2c
JB
7362020-02-17 Jan Beulich <jbeulich@suse.com>
737
738 PR gas/14439
739 * config/tc-i386.c (md_assemble): Also suppress operand
740 swapping for MONITOR{,X} and MWAIT{,X}.
741 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
742 Add Intel syntax monitor/mwait tests.
743 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
744 Adjust expectations.
745 *testsuite/gas/i386/sse3-intel.d,
746 testsuite/gas/i386/x86-64-sse3-intel.d: New.
747 * testsuite/gas/i386/i386.exp: Run new tests.
748
b9915cbc
JB
7492020-02-17 Jan Beulich <jbeulich@suse.com>
750
751 PR gas/6518
752 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
753 [XYZ]MMWord memory operand ambiguity recognition logic (largely
754 re-indentation).
755 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
756 cases.
757 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
758 * testsuite/gas/i386/avx512dq-inval.l,
759 testsuite/gas/i386/inval-avx.l,
760 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
761 * testsuite/gas/i386/avx512vl-ambig.s,
762 testsuite/gas/i386/avx512vl-ambig.l: New.
763 * testsuite/gas/i386/i386.exp: Run new test.
764
af5c13b0
L
7652020-02-16 H.J. Lu <hongjiu.lu@intel.com>
766
767 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
768 nosse4.
769 * doc/c-i386.texi: Document sse4a and nosse4a.
770
07d98387
L
7712020-02-14 H.J. Lu <hongjiu.lu@intel.com>
772
773 * doc/c-i386.texi: Remove the old movsx and movzx documentation
774 for AT&T syntax.
775
65fca059
JB
7762020-02-14 Jan Beulich <jbeulich@suse.com>
777
778 PR gas/25438
779 * config/tc-i386.c (md_assemble): Move movsx/movzx special
780 casing ...
781 (process_suffix): ... here. Consider just the first operand
782 initially.
783 (check_long_reg): Drop opcode 0x63 special case again.
784 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
785 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
786 Move ambiguous operand size tests ...
787 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
788 testsuite/gas/i386/noreg64.s: ... here.
789 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
790 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
791 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
792 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
793 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
794 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
795 testsuite/gas/i386/x86-64-movsxd.d,
796 testsuite/gas/i386/x86-64-movsxd-intel.d,
797 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
798 Adjust expectations.
799 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
800 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
801 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
802 * testsuite/gas/i386/i386.exp: Run new tests.
803
b6773884
JB
8042020-02-14 Jan Beulich <jbeulich@suse.com>
805
806 * config/tc-i386.c (process_operands): Also skip segment
807 override prefix emission if it matches an already present one.
808 * testsuite/gas/i386/prefix32.s: Add double segment override
809 cases.
810 * testsuite/gas/i386/prefix32.l: Adjust expectations.
811
92334ad2
JB
8122020-02-14 Jan Beulich <jbeulich@suse.com>
813
814 * config/tc-i386.c (process_operands): Drop ineffectual segment
815 overrides when optimizing.
816 * testsuite/gas/i386/lea-optimize.d: New.
817 * testsuite/gas/i386/i386.exp: Run new test.
818
8192020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB
820
821 * config/tc-i386.c (process_operands): Also check insn prefix
822 for ineffectual segment override warning. Don't cover possible
823 VEX/EVEX encoded insns there.
824 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
825 testsuite/gas/i386/lea.e: New.
826 * testsuite/gas/i386/i386.exp: Run new test.
827
0e6724de
L
8282020-02-14 H.J. Lu <hongjiu.lu@intel.com>
829
830 PR gas/25438
831 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
832 syntax.
833
292676c1
L
8342020-02-13 Fangrui Song <maskray@google.com>
835 H.J. Lu <hongjiu.lu@intel.com>
836
837 PR gas/25551
838 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
839 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
840 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
841 * testsuite/gas/i386/relax-5.d: New file.
842 * testsuite/gas/i386/relax-5.s: Likewise.
843 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
844 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
845
7deea9aa
JB
8462020-02-13 Jan Beulich <jbeulich@suse.com>
847
848 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
849 "nosse4" entry.
850
6c0946d0
JB
8512020-02-12 Jan Beulich <jbeulich@suse.com>
852
853 * config/tc-i386.c (avx512): New (at file scope), moved from
854 (check_VecOperands): ... here.
855 (process_suffix): Add [XYZ]MMword operand size handling.
856 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
857 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
858 tests.
859 * testsuite/gas/i386/avx512dq-inval.l,
860 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
861
5990e377
JB
8622020-02-12 Jan Beulich <jbeulich@suse.com>
863
864 PR gas/24546
865 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
866 code only.
867 * config/tc-i386-intel.c (i386_intel_operand): Also handle
868 CALL/JMP in O_tbyte_ptr case.
869 * doc/c-i386.texi: Mention far call and full pointer load ISA
870 differences.
871 * testsuite/gas/i386/x86-64-branch-3.s,
872 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
873 * testsuite/gas/i386/x86-64-branch-3.d,
874 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
875 * testsuite/gas/i386/x86-64-branch-5.l,
876 testsuite/gas/i386/x86-64-branch-5.s: New.
877 * testsuite/gas/i386/i386.exp: Run new test.
878
9706160a
JB
8792020-02-12 Jan Beulich <jbeulich@suse.com>
880
881 PR gas/25438
882 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
883 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
884 64-bit-only warning.
885 (check_word_reg): Consistently error on mismatching register
886 size and suffix.
887 * testsuite/gas/i386/general.s: Replace dword GPR with word one
888 for movw. Replace suffix / GPR for orb.
889 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
890 byte GPRs as well as ones for inb/outb with a word accumulator.
891 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
892 testsuite/gas/i386/inval.l: Adjust expectations.
893
5de4d9ef
JB
8942020-02-12 Jan Beulich <jbeulich@suse.com>
895
896 * config/tc-i386.c (operand_type_register_match): Also fall
897 through initial two if()-s when the template allows for a GPR
898 operand. Adjust comment.
899
50128d0c
JB
9002020-02-11 Jan Beulich <jbeulich@suse.com>
901
902 (struct _i386_insn): New field "short_form".
903 (optimize_encoding): Drop setting of shortform field.
904 (process_suffix): Set i.short_form. Replace shortform use.
905 (process_operands): Replace shortform use.
906
1ed818b4
MM
9072020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
908
909 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
910 loop initial declaration.
911
5aae9ae9
MM
9122020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
913
914 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
915 instructions that can have 5 arguments.
916 (enum operand_parse_code): Add new operands.
917 (parse_operands): Account for new operands.
918 (S5): New macro.
919 (enum neon_shape_el): Introduce P suffixes for coprocessor.
920 (neon_select_shape): Account for P suffix.
921 (LOW1): Move macro to global position.
922 (HI4): Move macro to global position.
923 (vcx_assign_vec_d): New.
924 (vcx_assign_vec_m): New.
925 (vcx_assign_vec_n): New.
926 (enum vcx_reg_type): New.
927 (vcx_get_reg_type): New.
928 (vcx_size_pos): New.
929 (vcx_vec_pos): New.
930 (vcx_handle_shape): New.
931 (vcx_ensure_register_in_range): New.
932 (vcx_handle_register_arguments): New.
933 (vcx_handle_insn_block): New.
934 (vcx_handle_common_checks): New.
935 (do_vcx1): New.
936 (do_vcx2): New.
937 (do_vcx3): New.
938 * testsuite/gas/arm/cde-missing-fp.d: New test.
939 * testsuite/gas/arm/cde-missing-fp.l: New test.
940 * testsuite/gas/arm/cde-missing-mve.d: New test.
941 * testsuite/gas/arm/cde-missing-mve.l: New test.
942 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
943 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
944 * testsuite/gas/arm/cde-mve.s: New test.
945 * testsuite/gas/arm/cde-warnings.l:
946 * testsuite/gas/arm/cde-warnings.s:
947 * testsuite/gas/arm/cde.d:
948 * testsuite/gas/arm/cde.s:
949
4934a27c
MM
9502020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
951 Matthew Malcomson <matthew.malcomson@arm.com>
952
953 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
954 CDE coprocessor that can be enabled.
955 (enum pred_instruction_type): New pred type.
956 (BAD_NO_VPT): New error message.
957 (BAD_CDE): New error message.
958 (BAD_CDE_COPROC): New error message.
959 (enum operand_parse_code): Add new immediate operands.
960 (parse_operands): Account for new immediate operands.
961 (check_cde_operand): New.
962 (cde_coproc_enabled): New.
963 (cde_coproc_pos): New.
964 (cde_handle_coproc): New.
965 (cxn_handle_predication): New.
966 (do_custom_instruction_1): New.
967 (do_custom_instruction_2): New.
968 (do_custom_instruction_3): New.
969 (do_cx1): New.
970 (do_cx1a): New.
971 (do_cx1d): New.
972 (do_cx1da): New.
973 (do_cx2): New.
974 (do_cx2a): New.
975 (do_cx2d): New.
976 (do_cx2da): New.
977 (do_cx3): New.
978 (do_cx3a): New.
979 (do_cx3d): New.
980 (do_cx3da): New.
981 (handle_pred_state): Define new IT block behaviour.
982 (insns): Add newn CX*{,d}{,a} instructions.
983 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
984 Define new cdecp extension strings.
985 * doc/c-arm.texi: Document new cdecp extension arguments.
986 * testsuite/gas/arm/cde-scalar.d: New test.
987 * testsuite/gas/arm/cde-scalar.s: New test.
988 * testsuite/gas/arm/cde-warnings.d: New test.
989 * testsuite/gas/arm/cde-warnings.l: New test.
990 * testsuite/gas/arm/cde-warnings.s: New test.
991 * testsuite/gas/arm/cde.d: New test.
992 * testsuite/gas/arm/cde.s: New test.
993
4b5aaf5f
L
9942020-02-10 H.J. Lu <hongjiu.lu@intel.com>
995
996 PR gas/25516
997 * config/tc-i386.c (intel64): Renamed to ...
998 (isa64): This.
999 (match_template): Accept Intel64 only instruction by default.
1000 (i386_displacement): Updated.
1001 (md_parse_option): Updated.
1002 * c-i386.texi: Update -mamd64/-mintel64 documentation.
1003 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
1004 -mamd64 to x86-64-sysenter-amd.
1005 * testsuite/gas/i386/x86-64-sysenter.d: New file.
1006
33176d91
AM
10072020-02-10 Alan Modra <amodra@gmail.com>
1008
1009 * config/obj-elf.c (obj_elf_change_section): Error for section
1010 type, attr or entsize changes in assembly.
1011 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
1012 * testsuite/gas/elf/section5.l: Update.
1013
82194874
AM
10142020-02-10 Alan Modra <amodra@gmail.com>
1015
1016 * output-file.c (output_file_close): Do a normal close when
1017 flag_always_generate_output.
1018 * write.c (write_object_file): Don't stop output when
1019 flag_always_generate_output.
1020
9fc0b501
SB
10212020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
1022
1023 PR 25469
1024 * config/tc-z80.c: Add -gbz80 command line option to generate code
1025 for the GameBoy Z80. Add support for generating DWARF.
1026 * config/tc-z80.h: Add support for DWARF debug information
1027 generation.
1028 * doc/c-z80.texi: Document new command line option.
1029 * testsuite/gas/z80/gbz80_all.d: New file.
1030 * testsuite/gas/z80/gbz80_all.s: New file.
1031 * testsuite/gas/z80/z80.exp: Run the new tests.
1032 * testsuite/gas/z80/z80n_all.d: New file.
1033 * testsuite/gas/z80/z80n_all.s: New file.
1034 * testsuite/gas/z80/z80n_reloc.d: New file.
1035
b7d07216
L
10362020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1037
1038 PR gas/25381
1039 * config/obj-elf.c (get_section): Also check
1040 linked_to_symbol_name.
1041 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
1042 (obj_elf_parse_section_letters): Handle the 'o' flag.
1043 (build_group_lists): Renamed to ...
1044 (build_additional_section_info): This. Set elf_linked_to_section
1045 from map_head.linked_to_symbol_name.
1046 (elf_adjust_symtab): Updated.
1047 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
1048 * doc/as.texi: Document the 'o' flag.
1049 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
1050 * testsuite/gas/elf/section18.d: New file.
1051 * testsuite/gas/elf/section18.s: Likewise.
1052 * testsuite/gas/elf/section19.d: Likewise.
1053 * testsuite/gas/elf/section19.s: Likewise.
1054 * testsuite/gas/elf/section20.d: Likewise.
1055 * testsuite/gas/elf/section20.s: Likewise.
1056 * testsuite/gas/elf/section21.d: Likewise.
1057 * testsuite/gas/elf/section21.l: Likewise.
1058 * testsuite/gas/elf/section21.s: Likewise.
1059
5eb617a7
L
10602020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1061
1062 * NEWS: Mention x86 assembler options to align branches for
1063 binutils 2.34.
1064
986ac314
L
10652020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1066
1067 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
1068 only for ELF targets.
1069 * testsuite/gas/i386/unique.d: Don't xfail.
1070 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1071
19234a6d
AM
10722020-02-06 Alan Modra <amodra@gmail.com>
1073
1074 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
1075 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1076
02e0be69
AM
10772020-02-06 Alan Modra <amodra@gmail.com>
1078
1079 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
1080 xfail, and rename test.
1081 * testsuite/gas/elf/section12b.d: Likewise.
1082 * testsuite/gas/elf/section16a.d: Likewise.
1083 * testsuite/gas/elf/section16b.d: Likewise.
1084
a8c4d40b
L
10852020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1086
1087 PR gas/25380
1088 * config/obj-elf.c (section_match): Removed.
1089 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
1090 section_id.
1091 (obj_elf_change_section): Replace info and group_name arguments
1092 with match_p. Also update the section ID and flags from match_p.
1093 (obj_elf_section): Handle "unique,N". Update call to
1094 obj_elf_change_section.
1095 * config/obj-elf.h (elf_section_match): New.
1096 (obj_elf_change_section): Updated.
1097 * config/tc-arm.c (start_unwind_section): Update call to
1098 obj_elf_change_section.
1099 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
1100 * config/tc-microblaze.c (microblaze_s_data): Likewise.
1101 (microblaze_s_sdata): Likewise.
1102 (microblaze_s_rdata): Likewise.
1103 (microblaze_s_bss): Likewise.
1104 * config/tc-mips.c (s_change_section): Likewise.
1105 * config/tc-msp430.c (msp430_profiler): Likewise.
1106 * config/tc-rx.c (parse_rx_section): Likewise.
1107 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
1108 * doc/as.texi: Document "unique,N" in .section directive.
1109 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
1110 * testsuite/gas/elf/section15.d: New file.
1111 * testsuite/gas/elf/section15.s: Likewise.
1112 * testsuite/gas/elf/section16.s: Likewise.
1113 * testsuite/gas/elf/section16a.d: Likewise.
1114 * testsuite/gas/elf/section16b.d: Likewise.
1115 * testsuite/gas/elf/section17.d: Likewise.
1116 * testsuite/gas/elf/section17.l: Likewise.
1117 * testsuite/gas/elf/section17.s: Likewise.
1118 * testsuite/gas/i386/unique.d: Likewise.
1119 * testsuite/gas/i386/unique.s: Likewise.
1120 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1121 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
1122
575d37ae
L
11232020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1124
1125 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
1126
2384096c
G
11272020-02-01 Anthony Green <green@moxielogic.com>
1128
1129 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
1130
95441c43
SL
11312020-01-31 Sandra Loosemore <sandra@codesourcery.com>
1132
1133 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
1134 %tls_ldo.
1135
d465d695
AV
11362020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
1137
1138 PR gas/25472
1139 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
1140 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
1141 +mve.
1142 * testsuite/gas/arm/mve_dsp.d: New test.
1143
d26cc8a9
NC
11442020-01-31 Nick Clifton <nickc@redhat.com>
1145
1146 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
1147 rather than BFD_RELOC_NONE.
1148
90e9955a
SP
11492020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
1150
1151 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
1152 to support VLDMIA instruction for MVE.
1153 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
1154 instruction for MVE.
1155 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
1156 instruction for MVE.
1157 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
1158 instruction for MVE.
1159 * testsuite/gas/arm/mve-ldst.d: New test.
1160 * testsuite/gas/arm/mve-ldst.s: Likewise.
1161
53943f32
NC
11622020-01-31 Nick Clifton <nickc@redhat.com>
1163
1164 * po/fr.po: Updated French translation.
1165 * po/ru.po: Updated Russian translation.
1166
c3036ed0
RS
11672020-01-31 Richard Sandiford <richard.sandiford@arm.com>
1168
1169 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
1170 .s for the movprfx.
1171 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
1172 * testsuite/gas/aarch64/sve-movprfx_28.d,
1173 * testsuite/gas/aarch64/sve-movprfx_28.l,
1174 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
1175
2ae4c703
JB
11762020-01-30 Jan Beulich <jbeulich@suse.com>
1177
1178 * config/tc-i386.c (output_disp): Tighten base_opcode check.
1179 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
1180 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
1181 Adjust expectations.
1182
bd434cc4
JM
11832020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
1184
1185 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
1186 * testsuite/gas/bpf/alu-be.d: Likewise.
1187 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
1188 * testsuite/gas/bpf/alu32-be.d: Likewise.
1189
aeab2b26
JB
11902020-01-30 Jan Beulich <jbeulich@suse.com>
1191
1192 * testsuite/gas/i386/x86-64-branch-2.s,
1193 testsuite/gas/i386/x86-64-branch-4.s,
1194 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
1195 * testsuite/gas/i386/ilp32/x86-64-branch.d,
1196 testsuite/gas/i386/x86-64-branch-2.d,
1197 testsuite/gas/i386/x86-64-branch-4.l,
1198 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
1199
873494c8
JB
12002020-01-30 Jan Beulich <jbeulich@suse.com>
1201
1202 * config/tc-i386.c (process_suffix): .
1203 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
1204 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
1205 Add LRETQ case.
1206 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
1207 suffix.
1208 testsuite/gas/i386/x86_64.s: Add RETF cases.
1209 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
1210 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
1211 testsuite/gas/i386/x86-64-opcode.d,
1212 testsuite/gas/i386/x86-64-suffix-intel.d,
1213 testsuite/gas/i386/x86-64-suffix.d,
1214 testsuite/gas/i386/x86_64-intel.d
1215 testsuite/gas/i386/x86_64.d: Adjust expectations.
1216 * testsuite/gas/i386/x86-64-suffix.e,
1217 testsuite/gas/i386/x86_64.e: New.
1218
62b3f548
JB
12192020-01-30 Jan Beulich <jbeulich@suse.com>
1220
1221 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
1222 special case.
1223
bc31405e
L
12242020-01-27 H.J. Lu <hongjiu.lu@intel.com>
1225
1226 PR binutils/25445
1227 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
1228 movsxd.
1229 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
1230 differences. Document movslq and movsxd.
1231 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
1232 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
1233 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
1234 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
1235 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
1236 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
1237 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
1238 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
1239 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
1240 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
1241 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
1242
e3696f67
AM
12432020-01-27 Alan Modra <amodra@gmail.com>
1244
1245 * testsuite/gas/all/gas.exp: Replace case statements with switch
1246 statements.
1247 * testsuite/gas/elf/elf.exp: Likewise.
1248 * testsuite/gas/macros/macros.exp: Likewise.
1249 * testsuite/lib/gas-defs.exp: Likewise.
1250
7568c93b
TC
12512020-01-27 Tamar Christina <tamar.christina@arm.com>
1252
1253 PR 25403
1254 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
1255 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
1256
403d1bd9
JW
12572020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
1258
1259 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
1260 s exts must be known, so rename *ok* to *fail*.
1261 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
1262 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
1263 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
1264 above change.
1265 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
1266 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
1267
be4c5e58
L
12682020-01-22 H.J. Lu <hongjiu.lu@intel.com>
1269
1270 PR gas/25438
1271 * config/tc-i386.c (check_long_reg): Always disallow double word
1272 suffix in mnemonic with word general register.
1273 * testsuite/gas/i386/general.s: Replace word general register
1274 with double word general register for movl.
1275 * testsuite/gas/i386/inval.s: Add tests for movl with word general
1276 register.
1277 * testsuite/gas/i386/general.l: Updated.
1278 * testsuite/gas/i386/inval.l: Likewise.
1279
9e7028aa
AM
12802020-01-22 Alan Modra <amodra@gmail.com>
1281
1282 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
1283 __tls_get_addr_desc and __tls_get_addr_opt.
1284
e3ed17f3
JB
12852020-01-21 Jan Beulich <jbeulich@suse.com>
1286
1287 * testsuite/gas/i386/inval-crc32.s,
1288 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
1289 * testsuite/gas/i386/inval-crc32.l,
1290 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
1291
1a035124
JB
12922020-01-21 Jan Beulich <jbeulich@suse.com>
1293
1294 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
1295 generic code path. Deal with No_lSuf being set in a template.
1296 * testsuite/gas/i386/inval-crc32.l,
1297 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
1298 instead of error(s) when operand size is ambiguous.
1299 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1300 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
1301 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
1302 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
1303 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
1304 Adjust expectations.
1305
c006a730
JB
13062020-01-21 Jan Beulich <jbeulich@suse.com>
1307
1308 * config/tc-i386.c (process_suffix): Drop SYSRET special case
1309 and an intel_syntax check. Re-write lack-of-suffix processing
1310 logic.
1311 * doc/c-i386.texi: Document operand size defaults for suffix-
1312 less AT&T syntax insns.
1313 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
1314 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
1315 testsuite/gas/i386/x86-64-avx-scalar.s,
1316 testsuite/gas/i386/x86-64-avx.s,
1317 testsuite/gas/i386/x86-64-bundle.s,
1318 testsuite/gas/i386/x86-64-intel64.s,
1319 testsuite/gas/i386/x86-64-lock-1.s,
1320 testsuite/gas/i386/x86-64-opcode.s,
1321 testsuite/gas/i386/x86-64-sse2avx.s,
1322 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
1323 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
1324 testsuite/gas/i386/x86-64-nops.s,
1325 testsuite/gas/i386/x86-64-ptwrite.s,
1326 testsuite/gas/i386/x86-64-simd.s,
1327 testsuite/gas/i386/x86-64-sse-noavx.s,
1328 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
1329 insns.
1330 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1331 testsuite/gas/i386/noreg64.s: Add further tests.
1332 * testsuite/gas/i386/ilp32/x86-64-nops.d,
1333 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
1334 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
1335 testsuite/gas/i386/sse-noavx.d,
1336 testsuite/gas/i386/x86-64-intel64.d,
1337 testsuite/gas/i386/x86-64-nops.d,
1338 testsuite/gas/i386/x86-64-opcode.d,
1339 testsuite/gas/i386/x86-64-ptwrite-intel.d,
1340 testsuite/gas/i386/x86-64-ptwrite.d,
1341 testsuite/gas/i386/x86-64-simd-intel.d,
1342 testsuite/gas/i386/x86-64-simd-suffix.d,
1343 testsuite/gas/i386/x86-64-simd.d,
1344 testsuite/gas/i386/x86-64-sse-noavx.d
1345 testsuite/gas/i386/x86-64-suffix.d,
1346 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
1347 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
1348 testsuite/gas/i386/noreg64.l: New.
1349 * testsuite/gas/i386/i386.exp: Run new tests.
1350
c906a69a
JB
13512020-01-21 Jan Beulich <jbeulich@suse.com>
1352
1353 * testsuite/gas/i386/avx512_bf16_vl.s,
1354 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
1355 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
1356 broadcast forms of VCVTNEPS2BF16.
1357 * testsuite/gas/i386/avx512_bf16_vl.d,
1358 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
1359
26916852
NC
13602020-01-20 Nick Clifton <nickc@redhat.com>
1361
1362 * po/uk.po: Updated Ukranian translation.
1363
14470f07
L
13642020-01-20 H.J. Lu <hongjiu.lu@intel.com>
1365
1366 PR ld/25416
1367 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
1368 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
1369 x32 object.
1370 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
1371 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
1372 R_X86_64_GOTPC32_TLSDESC relocation.
1373
1b1bb2c6
NC
13742020-01-18 Nick Clifton <nickc@redhat.com>
1375
1376 * configure: Regenerate.
1377 * po/gas.pot: Regenerate.
1378
ae774686
NC
13792020-01-18 Nick Clifton <nickc@redhat.com>
1380
1381 Binutils 2.34 branch created.
1382
42e04b36
L
13832020-01-17 H.J. Lu <hongjiu.lu@intel.com>
1384
1385 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
1386 with vex_encoding_vex.
1387 (parse_insn): Likewise.
1388 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
1389 and {vex3} documentation.
1390 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
1391 {vex}.
1392 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
1393
2da2eaf4
AV
13942020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1395
1396 PR 25376
1397 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
1398 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
1399 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
1400 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
1401 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
1402 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
1403
45a4bb20
JB
14042020-01-16 Jan Beulich <jbeulich@suse.com>
1405
1406 * config/tc-i386.c (match_template): Drop found_cpu_match local
1407 variable.
1408
4814632e
JB
14092020-01-16 Jan Beulich <jbeulich@suse.com>
1410
1411 * testsuite/gas/i386/avx512dq-inval.l,
1412 testsuite/gas/i386/avx512dq-inval.s: New.
1413 * testsuite/gas/i386/i386.exp: Run new test.
1414
131cb553
JL
14152020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
1416
1417 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
1418 relocations when the target is 430X, except when extracting part of an
1419 expression.
1420 (msp430_srcoperand): Adjust comment.
1421 Initialize the expp member of the msp430_operand_s struct as
1422 appropriate.
1423 (msp430_dstoperand): Likewise.
1424 * testsuite/gas/msp430/msp430.exp: Run new test.
1425 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1426 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1427
c24d0e8d
AM
14282020-01-15 Alan Modra <amodra@gmail.com>
1429
1430 * configure.tgt: Add sparc-*-freebsd case.
1431
e44925ae
LC
14322020-01-14 Lili Cui <lili.cui@intel.com>
1433
1434 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1435 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1436 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1437 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1438 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1439 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1440 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1441 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1442 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1443 * testsuite/gas/i386/align-branch-5.d: Likewise.
1444 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1445 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1446 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1447 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1448 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1449 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1450 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1451 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1452 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1453 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1454 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1455 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1456
7a6bf3be
SB
14572020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1458
1459 PR 25377
1460 * config/tc-z80.c: Add support for half precision, single
1461 precision and double precision floating point values.
1462 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1463 * doc/as.texi: Add new z80 command line options.
1464 * doc/c-z80.texi: Document new z80 command line options.
1465 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1466 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1467 * testsuite/gas/z80/z80.exp: Run the new test.
1468 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1469 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1470 * testsuite/gas/z80/strings.d: Update expected output.
1471
82e9597c
MM
14722020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1473
1474 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1475 dependency.
1476
5e4f7e05
CZ
14772020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1478
1479 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1480 the CPU.
1481 * config/tc-arc.h: Add header if/defs.
1482 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1483
febda64f
AM
14842020-01-13 Alan Modra <amodra@gmail.com>
1485
1486 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1487
5496abe1
AM
14882020-01-13 Alan Modra <amodra@gmail.com>
1489
1490 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1491 insertion.
1492
ec4181f2
AM
14932020-01-10 Alan Modra <amodra@gmail.com>
1494
1495 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1496 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1497
40c75bc8
SB
14982020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1499
1500 PR 25224
1501 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1502 opcode byte values.
1503 (emit_ld_r_r): Likewise.
1504 (emit_ld_rr_m): Likewise.
1505 (emit_ld_rr_nn): Likewise.
1506
72aea328
JB
15072020-01-09 Jan Beulich <jbeulich@suse.com>
1508
1509 * config/tc-i386.c (optimize_encoding): Add
1510 is_any_vex_encoding() invocations. Drop respective
1511 i.tm.extension_opcode == None checks.
1512
3f93af61
JB
15132020-01-09 Jan Beulich <jbeulich@suse.com>
1514
1515 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1516 REX transformations. Correct comment indentation.
1517
7697afb6
JB
15182020-01-09 Jan Beulich <jbeulich@suse.com>
1519
1520 * config/tc-i386.c (optimize_encoding): Generalize register
1521 transformation for TEST optimization.
1522
d835a58b
JB
15232020-01-09 Jan Beulich <jbeulich@suse.com>
1524
1525 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1526 testsuite/gas/i386/x86-64-sysenter-amd.d,
1527 testsuite/gas/i386/x86-64-sysenter-amd.l,
1528 testsuite/gas/i386/x86-64-sysenter-intel.d,
1529 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1530 * testsuite/gas/i386/i386.exp: Run new tests.
1531
915808f6
NC
15322020-01-08 Nick Clifton <nickc@redhat.com>
1533
1534 PR 25284
1535 * doc/as.texi (Align): Document the fact that all arguments can be
1536 omitted.
1537 (Balign): Likewise.
1538 (P2align): Likewise.
1539
f1f28025
NC
15402020-01-08 Nick Clifton <nickc@redhat.com>
1541
1542 PR 14891
1543 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1544 already defined as a different symbol type.
1545 * testsuite/gas/elf/pr14891.s: New test source file.
1546 * testsuite/gas/elf/pr14891.d: New test driver.
1547 * testsuite/gas/elf/pr14891.s: New test expected error output.
1548 * testsuite/gas/elf/elf.exp: Run the new test.
1549
030a2e78
AM
15502020-01-08 Alan Modra <amodra@gmail.com>
1551
1552 * config/tc-z8k.c (md_begin): Make idx unsigned.
1553 (get_specific): Likewise for this_index.
1554
2a1ebfb2
CZ
15552020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1556
1557 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1558 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1559 (md_operand): Set X_md to absent.
1560 (arc_parse_name): Check for X_md.
1561
16d87673
SB
15622020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1563
1564 PR 25311
1565 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1566 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1567 NO_STRING_ESCAPES.
1568 * read.c (next_char_of_string): Likewise.
1569 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1570 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1571
a2322019
NC
15722020-01-03 Nick Clifton <nickc@redhat.com>
1573
1574 * po/sv.po: Updated Swedish translation.
1575
5437a02a
JB
15762020-01-03 Jan Beulich <jbeulich@suse.com>
1577
1578 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1579 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1580
567dfba2
JB
15812020-01-03 Jan Beulich <jbeulich@suse.com>
1582
1583 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1584 by-element usdot. Add 64-bit form tests for by-element sudot.
1585 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1586
8c45011a
JB
15872020-01-03 Jan Beulich <jbeulich@suse.com>
1588
1589 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1590 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1591
f4950f76
JB
15922020-01-03 Jan Beulich <jbeulich@suse.com>
1593
1594 * testsuite/gas/aarch64/f64mm.d,
1595 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1596
6655dba2
SB
15972020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1598
1599 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1600 support for assembler code generated by SDCC. Add new relocation
1601 types. Add z80-elf target support.
1602 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1603 labels. Local labels starts from ".L".
1604 * NEWS: Mention the new support.
1605 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1606 * testsuite/gas/all/fwdexp.s: Likewise.
1607 * testsuite/gas/all/cond.l: Likewise.
1608 * testsuite/gas/all/cond.s: Likewise.
1609 * testsuite/gas/all/fwdexp.d: Likewise.
1610 * testsuite/gas/all/fwdexp.s: Likewise.
1611 * testsuite/gas/elf/section2.e-mips: Likewise.
1612 * testsuite/gas/elf/section2.l: Likewise.
1613 * testsuite/gas/elf/section2.s: Likewise.
1614 * testsuite/gas/macros/app1.d: Likewise.
1615 * testsuite/gas/macros/app1.s: Likewise.
1616 * testsuite/gas/macros/app2.d: Likewise.
1617 * testsuite/gas/macros/app2.s: Likewise.
1618 * testsuite/gas/macros/app3.d: Likewise.
1619 * testsuite/gas/macros/app3.s: Likewise.
1620 * testsuite/gas/macros/app4.d: Likewise.
1621 * testsuite/gas/macros/app4.s: Likewise.
1622 * testsuite/gas/macros/app4b.s: Likewise.
1623 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1624 * testsuite/gas/z80/z80.exp: Add new tests
1625 * testsuite/gas/z80/dollar.d: New file.
1626 * testsuite/gas/z80/dollar.s: New file.
1627 * testsuite/gas/z80/ez80_adl_all.d: New file.
1628 * testsuite/gas/z80/ez80_adl_all.s: New file.
1629 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1630 * testsuite/gas/z80/ez80_isuf.s: New file.
1631 * testsuite/gas/z80/ez80_z80_all.d: New file.
1632 * testsuite/gas/z80/ez80_z80_all.s: New file.
1633 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1634 * testsuite/gas/z80/r800_extra.d: New file.
1635 * testsuite/gas/z80/r800_extra.s: New file.
1636 * testsuite/gas/z80/r800_ii8.d: New file.
1637 * testsuite/gas/z80/r800_z80_doc.d: New file.
1638 * testsuite/gas/z80/z180.d: New file.
1639 * testsuite/gas/z80/z180.s: New file.
1640 * testsuite/gas/z80/z180_z80_doc.d: New file.
1641 * testsuite/gas/z80/z80_doc.d: New file.
1642 * testsuite/gas/z80/z80_doc.s: New file.
1643 * testsuite/gas/z80/z80_ii8.d: New file.
1644 * testsuite/gas/z80/z80_ii8.s: New file.
1645 * testsuite/gas/z80/z80_in_f_c.d: New file.
1646 * testsuite/gas/z80/z80_in_f_c.s: New file.
1647 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1648 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1649 * testsuite/gas/z80/z80_out_c_0.d: New file.
1650 * testsuite/gas/z80/z80_out_c_0.s: New file.
1651 * testsuite/gas/z80/z80_reloc.d: New file.
1652 * testsuite/gas/z80/z80_reloc.s: New file.
1653 * testsuite/gas/z80/z80_sli.d: New file.
1654 * testsuite/gas/z80/z80_sli.s: New file.
1655
a65b5de6
SN
16562020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1657
1658 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1659 REGLIST_RN.
1660
b14ce8bf
AM
16612020-01-01 Alan Modra <amodra@gmail.com>
1662
1663 Update year range in copyright notice of all files.
1664
0b114740 1665For older changes see ChangeLog-2019
3499769a 1666\f
0b114740 1667Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM
1668
1669Copying and distribution of this file, with or without modification,
1670are permitted in any medium without royalty provided the copyright
1671notice and this notice are preserved.
1672
1673Local Variables:
1674mode: change-log
1675left-margin: 8
1676fill-column: 74
1677version-control: never
1678End: