]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - arch/x86/kvm/x86.c
projects / thirdparty / kernel / stable.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Linux 4.10-rc6
[thirdparty/kernel/stable.git] / arch / x86 / kvm / x86.c
CommitLineData
043405e1
CO		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * derived from drivers/kvm/kvm_main.c
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
4d5c5d0f
BAY		 7 * Copyright (C) 2008 Qumranet, Inc.
8 * Copyright IBM Corporation, 2008
9611c187 9 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
043405e1
CO		 10 *
11 * Authors:
12 * Avi Kivity <avi@qumranet.com>
13 * Yaniv Kamay <yaniv@qumranet.com>
4d5c5d0f
BAY		 14 * Amit Shah <amit.shah@qumranet.com>
15 * Ben-Ami Yassour <benami@il.ibm.com>
043405e1
CO		 16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 *
20 */
21
edf88417 22#include <linux/kvm_host.h>
313a3dc7 23#include "irq.h"
1d737c8a 24#include "mmu.h"
7837699f 25#include "i8254.h"
37817f29 26#include "tss.h"
5fdbf976 27#include "kvm_cache_regs.h"
26eef70c 28#include "x86.h"
00b27a3e 29#include "cpuid.h"
c9eab58f 30#include "assigned-dev.h"
474a5bb9 31#include "pmu.h"
e83d5887 32#include "hyperv.h"
313a3dc7 33
18068523 34#include <linux/clocksource.h>
4d5c5d0f 35#include <linux/interrupt.h>
313a3dc7
CO		 36#include <linux/kvm.h>
37#include <linux/fs.h>
38#include <linux/vmalloc.h>
1767e931
PG		 39#include <linux/export.h>
40#include <linux/moduleparam.h>
0de10343 41#include <linux/mman.h>
2bacc55c 42#include <linux/highmem.h>
19de40a8 43#include <linux/iommu.h>
62c476c7 44#include <linux/intel-iommu.h>
c8076604 45#include <linux/cpufreq.h>
18863bdd 46#include <linux/user-return-notifier.h>
a983fb23 47#include <linux/srcu.h>
5a0e3ad6 48#include <linux/slab.h>
ff9d07a0 49#include <linux/perf_event.h>
7bee342a 50#include <linux/uaccess.h>
af585b92 51#include <linux/hash.h>
a1b60c1c 52#include <linux/pci.h>
16e8d74d
MT		 53#include <linux/timekeeper_internal.h>
54#include <linux/pvclock_gtod.h>
87276880
FW		 55#include <linux/kvm_irqfd.h>
56#include <linux/irqbypass.h>
aec51dc4 57#include <trace/events/kvm.h>
2ed152af 58
24f1e32c 59#include <asm/debugreg.h>
d825ed0a 60#include <asm/msr.h>
a5f61300 61#include <asm/desc.h>
890ca9ae 62#include <asm/mce.h>
f89e32e0 63#include <linux/kernel_stat.h>
78f7f1e5 64#include <asm/fpu/internal.h> /* Ugh! */
1d5f066e 65#include <asm/pvclock.h>
217fc9cf 66#include <asm/div64.h>
efc64404 67#include <asm/irq_remapping.h>
043405e1 68
d1898b73
DH		 69#define CREATE_TRACE_POINTS
70#include "trace.h"
71
313a3dc7 72#define MAX_IO_MSRS 256
890ca9ae 73#define KVM_MAX_MCE_BANKS 32
c45dcc71
AR		 74u64 __read_mostly kvm_mce_cap_supported = MCG_CTL_P | MCG_SER_P;
75EXPORT_SYMBOL_GPL(kvm_mce_cap_supported);
890ca9ae 76
0f65dd70
AK		 77#define emul_to_vcpu(ctxt) \
78 container_of(ctxt, struct kvm_vcpu, arch.emulate_ctxt)
79
50a37eb4
JR		 80/* EFER defaults:
81 * - enable syscall per default because its emulated by KVM
82 * - enable LME and LMA per default on 64 bit KVM
83 */
84#ifdef CONFIG_X86_64
1260edbe
LJ		 85static
86u64 __read_mostly efer_reserved_bits = ~((u64)(EFER_SCE | EFER_LME | EFER_LMA));
50a37eb4 87#else
1260edbe 88static u64 __read_mostly efer_reserved_bits = ~((u64)EFER_SCE);
50a37eb4 89#endif
313a3dc7 90
ba1389b7
AK		 91#define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM
92#define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
417bc304 93
c519265f
RK		 94#define KVM_X2APIC_API_VALID_FLAGS (KVM_X2APIC_API_USE_32BIT_IDS | \
95 KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK)
37131313 96
cb142eb7 97static void update_cr8_intercept(struct kvm_vcpu *vcpu);
7460fb4a 98static void process_nmi(struct kvm_vcpu *vcpu);
ee2cd4b7 99static void enter_smm(struct kvm_vcpu *vcpu);
6addfc42 100static void __kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags);
674eea0f 101
893590c7 102struct kvm_x86_ops *kvm_x86_ops __read_mostly;
5fdbf976 103EXPORT_SYMBOL_GPL(kvm_x86_ops);
97896d04 104
893590c7 105static bool __read_mostly ignore_msrs = 0;
476bc001 106module_param(ignore_msrs, bool, S_IRUGO | S_IWUSR);
ed85c068 107
9ed96e87
MT		 108unsigned int min_timer_period_us = 500;
109module_param(min_timer_period_us, uint, S_IRUGO | S_IWUSR);
110
630994b3
MT		 111static bool __read_mostly kvmclock_periodic_sync = true;
112module_param(kvmclock_periodic_sync, bool, S_IRUGO);
113
893590c7 114bool __read_mostly kvm_has_tsc_control;
92a1f12d 115EXPORT_SYMBOL_GPL(kvm_has_tsc_control);
893590c7 116u32 __read_mostly kvm_max_guest_tsc_khz;
92a1f12d 117EXPORT_SYMBOL_GPL(kvm_max_guest_tsc_khz);
bc9b961b
HZ		 118u8 __read_mostly kvm_tsc_scaling_ratio_frac_bits;
119EXPORT_SYMBOL_GPL(kvm_tsc_scaling_ratio_frac_bits);
120u64 __read_mostly kvm_max_tsc_scaling_ratio;
121EXPORT_SYMBOL_GPL(kvm_max_tsc_scaling_ratio);
64672c95
YJ		 122u64 __read_mostly kvm_default_tsc_scaling_ratio;
123EXPORT_SYMBOL_GPL(kvm_default_tsc_scaling_ratio);
92a1f12d 124
cc578287 125/* tsc tolerance in parts per million - default to 1/2 of the NTP threshold */
893590c7 126static u32 __read_mostly tsc_tolerance_ppm = 250;
cc578287
ZA		 127module_param(tsc_tolerance_ppm, uint, S_IRUGO | S_IWUSR);
128
d0659d94 129/* lapic timer advance (tscdeadline mode only) in nanoseconds */
893590c7 130unsigned int __read_mostly lapic_timer_advance_ns = 0;
d0659d94
MT		 131module_param(lapic_timer_advance_ns, uint, S_IRUGO | S_IWUSR);
132
52004014
FW		 133static bool __read_mostly vector_hashing = true;
134module_param(vector_hashing, bool, S_IRUGO);
135
893590c7 136static bool __read_mostly backwards_tsc_observed = false;
16a96021 137
18863bdd
AK		 138#define KVM_NR_SHARED_MSRS 16
139
140struct kvm_shared_msrs_global {
141 int nr;
2bf78fa7 142 u32 msrs[KVM_NR_SHARED_MSRS];
18863bdd
AK		 143};
144
145struct kvm_shared_msrs {
146 struct user_return_notifier urn;
147 bool registered;
2bf78fa7
SY		 148 struct kvm_shared_msr_values {
149 u64 host;
150 u64 curr;
151 } values[KVM_NR_SHARED_MSRS];
18863bdd
AK		 152};
153
154static struct kvm_shared_msrs_global __read_mostly shared_msrs_global;
013f6a5d 155static struct kvm_shared_msrs __percpu *shared_msrs;
18863bdd 156
417bc304 157struct kvm_stats_debugfs_item debugfs_entries[] = {
ba1389b7
AK		 158 { "pf_fixed", VCPU_STAT(pf_fixed) },
159 { "pf_guest", VCPU_STAT(pf_guest) },
160 { "tlb_flush", VCPU_STAT(tlb_flush) },
161 { "invlpg", VCPU_STAT(invlpg) },
162 { "exits", VCPU_STAT(exits) },
163 { "io_exits", VCPU_STAT(io_exits) },
164 { "mmio_exits", VCPU_STAT(mmio_exits) },
165 { "signal_exits", VCPU_STAT(signal_exits) },
166 { "irq_window", VCPU_STAT(irq_window_exits) },
f08864b4 167 { "nmi_window", VCPU_STAT(nmi_window_exits) },
ba1389b7 168 { "halt_exits", VCPU_STAT(halt_exits) },
f7819512 169 { "halt_successful_poll", VCPU_STAT(halt_successful_poll) },
62bea5bf 170 { "halt_attempted_poll", VCPU_STAT(halt_attempted_poll) },
3491caf2 171 { "halt_poll_invalid", VCPU_STAT(halt_poll_invalid) },
ba1389b7 172 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
f11c3a8d 173 { "hypercalls", VCPU_STAT(hypercalls) },
ba1389b7
AK		 174 { "request_irq", VCPU_STAT(request_irq_exits) },
175 { "irq_exits", VCPU_STAT(irq_exits) },
176 { "host_state_reload", VCPU_STAT(host_state_reload) },
177 { "efer_reload", VCPU_STAT(efer_reload) },
178 { "fpu_reload", VCPU_STAT(fpu_reload) },
179 { "insn_emulation", VCPU_STAT(insn_emulation) },
180 { "insn_emulation_fail", VCPU_STAT(insn_emulation_fail) },
fa89a817 181 { "irq_injections", VCPU_STAT(irq_injections) },
c4abb7c9 182 { "nmi_injections", VCPU_STAT(nmi_injections) },
4cee5764
AK		 183 { "mmu_shadow_zapped", VM_STAT(mmu_shadow_zapped) },
184 { "mmu_pte_write", VM_STAT(mmu_pte_write) },
185 { "mmu_pte_updated", VM_STAT(mmu_pte_updated) },
186 { "mmu_pde_zapped", VM_STAT(mmu_pde_zapped) },
187 { "mmu_flooded", VM_STAT(mmu_flooded) },
188 { "mmu_recycled", VM_STAT(mmu_recycled) },
dfc5aa00 189 { "mmu_cache_miss", VM_STAT(mmu_cache_miss) },
4731d4c7 190 { "mmu_unsync", VM_STAT(mmu_unsync) },
0f74a24c 191 { "remote_tlb_flush", VM_STAT(remote_tlb_flush) },
05da4558 192 { "largepages", VM_STAT(lpages) },
417bc304
HB		 193 { NULL }
194};
195
2acf923e
DC		 196u64 __read_mostly host_xcr0;
197
b6785def 198static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt);
d6aa1000 199
af585b92
GN		 200static inline void kvm_async_pf_hash_reset(struct kvm_vcpu *vcpu)
201{
202 int i;
203 for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU); i++)
204 vcpu->arch.apf.gfns[i] = ~0;
205}
206
18863bdd
AK		 207static void kvm_on_user_return(struct user_return_notifier *urn)
208{
209 unsigned slot;
18863bdd
AK		 210 struct kvm_shared_msrs *locals
211 = container_of(urn, struct kvm_shared_msrs, urn);
2bf78fa7 212 struct kvm_shared_msr_values *values;
1650b4eb
IA		 213 unsigned long flags;
214
215 /*
216 * Disabling irqs at this point since the following code could be
217 * interrupted and executed through kvm_arch_hardware_disable()
218 */
219 local_irq_save(flags);
220 if (locals->registered) {
221 locals->registered = false;
222 user_return_notifier_unregister(urn);
223 }
224 local_irq_restore(flags);
18863bdd 225 for (slot = 0; slot < shared_msrs_global.nr; ++slot) {
2bf78fa7
SY		 226 values = &locals->values[slot];
227 if (values->host != values->curr) {
228 wrmsrl(shared_msrs_global.msrs[slot], values->host);
229 values->curr = values->host;
18863bdd
AK		 230 }
231 }
18863bdd
AK		 232}
233
2bf78fa7 234static void shared_msr_update(unsigned slot, u32 msr)
18863bdd 235{
18863bdd 236 u64 value;
013f6a5d
MT		 237 unsigned int cpu = smp_processor_id();
238 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
18863bdd 239
2bf78fa7
SY		 240 /* only read, and nobody should modify it at this time,
241 * so don't need lock */
242 if (slot >= shared_msrs_global.nr) {
243 printk(KERN_ERR "kvm: invalid MSR slot!");
244 return;
245 }
246 rdmsrl_safe(msr, &value);
247 smsr->values[slot].host = value;
248 smsr->values[slot].curr = value;
249}
250
251void kvm_define_shared_msr(unsigned slot, u32 msr)
252{
0123be42 253 BUG_ON(slot >= KVM_NR_SHARED_MSRS);
c847fe88 254 shared_msrs_global.msrs[slot] = msr;
18863bdd
AK		 255 if (slot >= shared_msrs_global.nr)
256 shared_msrs_global.nr = slot + 1;
18863bdd
AK		 257}
258EXPORT_SYMBOL_GPL(kvm_define_shared_msr);
259
260static void kvm_shared_msr_cpu_online(void)
261{
262 unsigned i;
18863bdd
AK		 263
264 for (i = 0; i < shared_msrs_global.nr; ++i)
2bf78fa7 265 shared_msr_update(i, shared_msrs_global.msrs[i]);
18863bdd
AK		 266}
267
8b3c3104 268int kvm_set_shared_msr(unsigned slot, u64 value, u64 mask)
18863bdd 269{
013f6a5d
MT		 270 unsigned int cpu = smp_processor_id();
271 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
8b3c3104 272 int err;
18863bdd 273
2bf78fa7 274 if (((value ^ smsr->values[slot].curr) & mask) == 0)
8b3c3104 275 return 0;
2bf78fa7 276 smsr->values[slot].curr = value;
8b3c3104
AH		 277 err = wrmsrl_safe(shared_msrs_global.msrs[slot], value);
278 if (err)
279 return 1;
280
18863bdd
AK		 281 if (!smsr->registered) {
282 smsr->urn.on_user_return = kvm_on_user_return;
283 user_return_notifier_register(&smsr->urn);
284 smsr->registered = true;
285 }
8b3c3104 286 return 0;
18863bdd
AK		 287}
288EXPORT_SYMBOL_GPL(kvm_set_shared_msr);
289
13a34e06 290static void drop_user_return_notifiers(void)
3548bab5 291{
013f6a5d
MT		 292 unsigned int cpu = smp_processor_id();
293 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
3548bab5
AK		 294
295 if (smsr->registered)
296 kvm_on_user_return(&smsr->urn);
297}
298
6866b83e
CO		 299u64 kvm_get_apic_base(struct kvm_vcpu *vcpu)
300{
8a5a87d9 301 return vcpu->arch.apic_base;
6866b83e
CO		 302}
303EXPORT_SYMBOL_GPL(kvm_get_apic_base);
304
58cb628d
JK		 305int kvm_set_apic_base(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
306{
307 u64 old_state = vcpu->arch.apic_base &
308 (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE);
309 u64 new_state = msr_info->data &
310 (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE);
311 u64 reserved_bits = ((~0ULL) << cpuid_maxphyaddr(vcpu)) |
312 0x2ff | (guest_cpuid_has_x2apic(vcpu) ? 0 : X2APIC_ENABLE);
313
314 if (!msr_info->host_initiated &&
315 ((msr_info->data & reserved_bits) != 0 ||
316 new_state == X2APIC_ENABLE ||
317 (new_state == MSR_IA32_APICBASE_ENABLE &&
318 old_state == (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE)) ||
319 (new_state == (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE) &&
320 old_state == 0)))
321 return 1;
322
323 kvm_lapic_set_base(vcpu, msr_info->data);
324 return 0;
6866b83e
CO		 325}
326EXPORT_SYMBOL_GPL(kvm_set_apic_base);
327
2605fc21 328asmlinkage __visible void kvm_spurious_fault(void)
e3ba45b8
GL		 329{
330 /* Fault while not rebooting. We want the trace. */
331 BUG();
332}
333EXPORT_SYMBOL_GPL(kvm_spurious_fault);
334
3fd28fce
ED		 335#define EXCPT_BENIGN 0
336#define EXCPT_CONTRIBUTORY 1
337#define EXCPT_PF 2
338
339static int exception_class(int vector)
340{
341 switch (vector) {
342 case PF_VECTOR:
343 return EXCPT_PF;
344 case DE_VECTOR:
345 case TS_VECTOR:
346 case NP_VECTOR:
347 case SS_VECTOR:
348 case GP_VECTOR:
349 return EXCPT_CONTRIBUTORY;
350 default:
351 break;
352 }
353 return EXCPT_BENIGN;
354}
355
d6e8c854
NA		 356#define EXCPT_FAULT 0
357#define EXCPT_TRAP 1
358#define EXCPT_ABORT 2
359#define EXCPT_INTERRUPT 3
360
361static int exception_type(int vector)
362{
363 unsigned int mask;
364
365 if (WARN_ON(vector > 31 || vector == NMI_VECTOR))
366 return EXCPT_INTERRUPT;
367
368 mask = 1 << vector;
369
370 /* #DB is trap, as instruction watchpoints are handled elsewhere */
371 if (mask & ((1 << DB_VECTOR) | (1 << BP_VECTOR) | (1 << OF_VECTOR)))
372 return EXCPT_TRAP;
373
374 if (mask & ((1 << DF_VECTOR) | (1 << MC_VECTOR)))
375 return EXCPT_ABORT;
376
377 /* Reserved exceptions will result in fault */
378 return EXCPT_FAULT;
379}
380
3fd28fce 381static void kvm_multiple_exception(struct kvm_vcpu *vcpu,
ce7ddec4
JR		 382 unsigned nr, bool has_error, u32 error_code,
383 bool reinject)
3fd28fce
ED		 384{
385 u32 prev_nr;
386 int class1, class2;
387
3842d135
AK		 388 kvm_make_request(KVM_REQ_EVENT, vcpu);
389
3fd28fce
ED		 390 if (!vcpu->arch.exception.pending) {
391 queue:
3ffb2468
NA		 392 if (has_error && !is_protmode(vcpu))
393 has_error = false;
3fd28fce
ED		 394 vcpu->arch.exception.pending = true;
395 vcpu->arch.exception.has_error_code = has_error;
396 vcpu->arch.exception.nr = nr;
397 vcpu->arch.exception.error_code = error_code;
3f0fd292 398 vcpu->arch.exception.reinject = reinject;
3fd28fce
ED		 399 return;
400 }
401
402 /* to check exception */
403 prev_nr = vcpu->arch.exception.nr;
404 if (prev_nr == DF_VECTOR) {
405 /* triple fault -> shutdown */
a8eeb04a 406 kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu);
3fd28fce
ED		 407 return;
408 }
409 class1 = exception_class(prev_nr);
410 class2 = exception_class(nr);
411 if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY)
412 || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) {
413 /* generate double fault per SDM Table 5-5 */
414 vcpu->arch.exception.pending = true;
415 vcpu->arch.exception.has_error_code = true;
416 vcpu->arch.exception.nr = DF_VECTOR;
417 vcpu->arch.exception.error_code = 0;
418 } else
419 /* replace previous exception with a new one in a hope
420 that instruction re-execution will regenerate lost
421 exception */
422 goto queue;
423}
424
298101da
AK		 425void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr)
426{
ce7ddec4 427 kvm_multiple_exception(vcpu, nr, false, 0, false);
298101da
AK		 428}
429EXPORT_SYMBOL_GPL(kvm_queue_exception);
430
ce7ddec4
JR		 431void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr)
432{
433 kvm_multiple_exception(vcpu, nr, false, 0, true);
434}
435EXPORT_SYMBOL_GPL(kvm_requeue_exception);
436
6affcbed 437int kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err)
c3c91fee 438{
db8fcefa
AP		 439 if (err)
440 kvm_inject_gp(vcpu, 0);
441 else
6affcbed
KH		 442 return kvm_skip_emulated_instruction(vcpu);
443
444 return 1;
db8fcefa
AP		 445}
446EXPORT_SYMBOL_GPL(kvm_complete_insn_gp);
8df25a32 447
6389ee94 448void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault)
c3c91fee
AK		 449{
450 ++vcpu->stat.pf_guest;
6389ee94
AK		 451 vcpu->arch.cr2 = fault->address;
452 kvm_queue_exception_e(vcpu, PF_VECTOR, fault->error_code);
c3c91fee 453}
27d6c865 454EXPORT_SYMBOL_GPL(kvm_inject_page_fault);
c3c91fee 455
ef54bcfe 456static bool kvm_propagate_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault)
d4f8cf66 457{
6389ee94
AK		 458 if (mmu_is_nested(vcpu) && !fault->nested_page_fault)
459 vcpu->arch.nested_mmu.inject_page_fault(vcpu, fault);
d4f8cf66 460 else
6389ee94 461 vcpu->arch.mmu.inject_page_fault(vcpu, fault);
ef54bcfe
PB		 462
463 return fault->nested_page_fault;
d4f8cf66
JR		 464}
465
3419ffc8
SY		 466void kvm_inject_nmi(struct kvm_vcpu *vcpu)
467{
7460fb4a
AK		 468 atomic_inc(&vcpu->arch.nmi_queued);
469 kvm_make_request(KVM_REQ_NMI, vcpu);
3419ffc8
SY		 470}
471EXPORT_SYMBOL_GPL(kvm_inject_nmi);
472
298101da
AK		 473void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
474{
ce7ddec4 475 kvm_multiple_exception(vcpu, nr, true, error_code, false);
298101da
AK		 476}
477EXPORT_SYMBOL_GPL(kvm_queue_exception_e);
478
ce7ddec4
JR		 479void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
480{
481 kvm_multiple_exception(vcpu, nr, true, error_code, true);
482}
483EXPORT_SYMBOL_GPL(kvm_requeue_exception_e);
484
0a79b009
AK		 485/*
486 * Checks if cpl <= required_cpl; if true, return true. Otherwise queue
487 * a #GP and return false.
488 */
489bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl)
298101da 490{
0a79b009
AK		 491 if (kvm_x86_ops->get_cpl(vcpu) <= required_cpl)
492 return true;
493 kvm_queue_exception_e(vcpu, GP_VECTOR, 0);
494 return false;
298101da 495}
0a79b009 496EXPORT_SYMBOL_GPL(kvm_require_cpl);
298101da 497
16f8a6f9
NA		 498bool kvm_require_dr(struct kvm_vcpu *vcpu, int dr)
499{
500 if ((dr != 4 && dr != 5) || !kvm_read_cr4_bits(vcpu, X86_CR4_DE))
501 return true;
502
503 kvm_queue_exception(vcpu, UD_VECTOR);
504 return false;
505}
506EXPORT_SYMBOL_GPL(kvm_require_dr);
507
ec92fe44
JR		 508/*
509 * This function will be used to read from the physical memory of the currently
54bf36aa 510 * running guest. The difference to kvm_vcpu_read_guest_page is that this function
ec92fe44
JR		 511 * can read from guest physical or from the guest's guest physical memory.
512 */
513int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
514 gfn_t ngfn, void *data, int offset, int len,
515 u32 access)
516{
54987b7a 517 struct x86_exception exception;
ec92fe44
JR		 518 gfn_t real_gfn;
519 gpa_t ngpa;
520
521 ngpa = gfn_to_gpa(ngfn);
54987b7a 522 real_gfn = mmu->translate_gpa(vcpu, ngpa, access, &exception);
ec92fe44
JR		 523 if (real_gfn == UNMAPPED_GVA)
524 return -EFAULT;
525
526 real_gfn = gpa_to_gfn(real_gfn);
527
54bf36aa 528 return kvm_vcpu_read_guest_page(vcpu, real_gfn, data, offset, len);
ec92fe44
JR		 529}
530EXPORT_SYMBOL_GPL(kvm_read_guest_page_mmu);
531
69b0049a 532static int kvm_read_nested_guest_page(struct kvm_vcpu *vcpu, gfn_t gfn,
3d06b8bf
JR		 533 void *data, int offset, int len, u32 access)
534{
535 return kvm_read_guest_page_mmu(vcpu, vcpu->arch.walk_mmu, gfn,
536 data, offset, len, access);
537}
538
a03490ed
CO		 539/*
540 * Load the pae pdptrs. Return true is they are all valid.
541 */
ff03a073 542int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3)
a03490ed
CO		 543{
544 gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT;
545 unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2;
546 int i;
547 int ret;
ff03a073 548 u64 pdpte[ARRAY_SIZE(mmu->pdptrs)];
a03490ed 549
ff03a073
JR		 550 ret = kvm_read_guest_page_mmu(vcpu, mmu, pdpt_gfn, pdpte,
551 offset * sizeof(u64), sizeof(pdpte),
552 PFERR_USER_MASK|PFERR_WRITE_MASK);
a03490ed
CO		 553 if (ret < 0) {
554 ret = 0;
555 goto out;
556 }
557 for (i = 0; i < ARRAY_SIZE(pdpte); ++i) {
812f30b2 558 if ((pdpte[i] & PT_PRESENT_MASK) &&
a0a64f50
XG		 559 (pdpte[i] &
560 vcpu->arch.mmu.guest_rsvd_check.rsvd_bits_mask[0][2])) {
a03490ed
CO		 561 ret = 0;
562 goto out;
563 }
564 }
565 ret = 1;
566
ff03a073 567 memcpy(mmu->pdptrs, pdpte, sizeof(mmu->pdptrs));
6de4f3ad
AK		 568 __set_bit(VCPU_EXREG_PDPTR,
569 (unsigned long *)&vcpu->arch.regs_avail);
570 __set_bit(VCPU_EXREG_PDPTR,
571 (unsigned long *)&vcpu->arch.regs_dirty);
a03490ed 572out:
a03490ed
CO		 573
574 return ret;
575}
cc4b6871 576EXPORT_SYMBOL_GPL(load_pdptrs);
a03490ed 577
9ed38ffa 578bool pdptrs_changed(struct kvm_vcpu *vcpu)
d835dfec 579{
ff03a073 580 u64 pdpte[ARRAY_SIZE(vcpu->arch.walk_mmu->pdptrs)];
d835dfec 581 bool changed = true;
3d06b8bf
JR		 582 int offset;
583 gfn_t gfn;
d835dfec
AK		 584 int r;
585
586 if (is_long_mode(vcpu) || !is_pae(vcpu))
587 return false;
588
6de4f3ad
AK		 589 if (!test_bit(VCPU_EXREG_PDPTR,
590 (unsigned long *)&vcpu->arch.regs_avail))
591 return true;
592
9f8fe504
AK		 593 gfn = (kvm_read_cr3(vcpu) & ~31u) >> PAGE_SHIFT;
594 offset = (kvm_read_cr3(vcpu) & ~31u) & (PAGE_SIZE - 1);
3d06b8bf
JR		 595 r = kvm_read_nested_guest_page(vcpu, gfn, pdpte, offset, sizeof(pdpte),
596 PFERR_USER_MASK | PFERR_WRITE_MASK);
d835dfec
AK		 597 if (r < 0)
598 goto out;
ff03a073 599 changed = memcmp(pdpte, vcpu->arch.walk_mmu->pdptrs, sizeof(pdpte)) != 0;
d835dfec 600out:
d835dfec
AK		 601
602 return changed;
603}
9ed38ffa 604EXPORT_SYMBOL_GPL(pdptrs_changed);
d835dfec 605
49a9b07e 606int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
a03490ed 607{
aad82703 608 unsigned long old_cr0 = kvm_read_cr0(vcpu);
d81135a5 609 unsigned long update_bits = X86_CR0_PG | X86_CR0_WP;
aad82703 610
f9a48e6a
AK		 611 cr0 |= X86_CR0_ET;
612
ab344828 613#ifdef CONFIG_X86_64
0f12244f
GN		 614 if (cr0 & 0xffffffff00000000UL)
615 return 1;
ab344828
GN		 616#endif
617
618 cr0 &= ~CR0_RESERVED_BITS;
a03490ed 619
0f12244f
GN		 620 if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD))
621 return 1;
a03490ed 622
0f12244f
GN		 623 if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE))
624 return 1;
a03490ed
CO		 625
626 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
627#ifdef CONFIG_X86_64
f6801dff 628 if ((vcpu->arch.efer & EFER_LME)) {
a03490ed
CO		 629 int cs_db, cs_l;
630
0f12244f
GN		 631 if (!is_pae(vcpu))
632 return 1;
a03490ed 633 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
0f12244f
GN		 634 if (cs_l)
635 return 1;
a03490ed
CO		 636 } else
637#endif
ff03a073 638 if (is_pae(vcpu) && !load_pdptrs(vcpu, vcpu->arch.walk_mmu,
9f8fe504 639 kvm_read_cr3(vcpu)))
0f12244f 640 return 1;
a03490ed
CO		 641 }
642
ad756a16
MJ		 643 if (!(cr0 & X86_CR0_PG) && kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE))
644 return 1;
645
a03490ed 646 kvm_x86_ops->set_cr0(vcpu, cr0);
a03490ed 647
d170c419 648 if ((cr0 ^ old_cr0) & X86_CR0_PG) {
e5f3f027 649 kvm_clear_async_pf_completion_queue(vcpu);
d170c419
LJ		 650 kvm_async_pf_hash_reset(vcpu);
651 }
e5f3f027 652
aad82703
SY		 653 if ((cr0 ^ old_cr0) & update_bits)
654 kvm_mmu_reset_context(vcpu);
b18d5431 655
879ae188
LE		 656 if (((cr0 ^ old_cr0) & X86_CR0_CD) &&
657 kvm_arch_has_noncoherent_dma(vcpu->kvm) &&
658 !kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED))
b18d5431
XG		 659 kvm_zap_gfn_range(vcpu->kvm, 0, ~0ULL);
660
0f12244f
GN		 661 return 0;
662}
2d3ad1f4 663EXPORT_SYMBOL_GPL(kvm_set_cr0);
a03490ed 664
2d3ad1f4 665void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw)
a03490ed 666{
49a9b07e 667 (void)kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0eul) | (msw & 0x0f));
a03490ed 668}
2d3ad1f4 669EXPORT_SYMBOL_GPL(kvm_lmsw);
a03490ed 670
42bdf991
MT		 671static void kvm_load_guest_xcr0(struct kvm_vcpu *vcpu)
672{
673 if (kvm_read_cr4_bits(vcpu, X86_CR4_OSXSAVE) &&
674 !vcpu->guest_xcr0_loaded) {
675 /* kvm_set_xcr() also depends on this */
676 xsetbv(XCR_XFEATURE_ENABLED_MASK, vcpu->arch.xcr0);
677 vcpu->guest_xcr0_loaded = 1;
678 }
679}
680
681static void kvm_put_guest_xcr0(struct kvm_vcpu *vcpu)
682{
683 if (vcpu->guest_xcr0_loaded) {
684 if (vcpu->arch.xcr0 != host_xcr0)
685 xsetbv(XCR_XFEATURE_ENABLED_MASK, host_xcr0);
686 vcpu->guest_xcr0_loaded = 0;
687 }
688}
689
69b0049a 690static int __kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr)
2acf923e 691{
56c103ec
LJ		 692 u64 xcr0 = xcr;
693 u64 old_xcr0 = vcpu->arch.xcr0;
46c34cb0 694 u64 valid_bits;
2acf923e
DC		 695
696 /* Only support XCR_XFEATURE_ENABLED_MASK(xcr0) now */
697 if (index != XCR_XFEATURE_ENABLED_MASK)
698 return 1;
d91cab78 699 if (!(xcr0 & XFEATURE_MASK_FP))
2acf923e 700 return 1;
d91cab78 701 if ((xcr0 & XFEATURE_MASK_YMM) && !(xcr0 & XFEATURE_MASK_SSE))
2acf923e 702 return 1;
46c34cb0
PB		 703
704 /*
705 * Do not allow the guest to set bits that we do not support
706 * saving. However, xcr0 bit 0 is always set, even if the
707 * emulated CPU does not support XSAVE (see fx_init).
708 */
d91cab78 709 valid_bits = vcpu->arch.guest_supported_xcr0 | XFEATURE_MASK_FP;
46c34cb0 710 if (xcr0 & ~valid_bits)
2acf923e 711 return 1;
46c34cb0 712
d91cab78
DH		 713 if ((!(xcr0 & XFEATURE_MASK_BNDREGS)) !=
714 (!(xcr0 & XFEATURE_MASK_BNDCSR)))
390bd528
LJ		 715 return 1;
716
d91cab78
DH		 717 if (xcr0 & XFEATURE_MASK_AVX512) {
718 if (!(xcr0 & XFEATURE_MASK_YMM))
612263b3 719 return 1;
d91cab78 720 if ((xcr0 & XFEATURE_MASK_AVX512) != XFEATURE_MASK_AVX512)
612263b3
CP		 721 return 1;
722 }
2acf923e 723 vcpu->arch.xcr0 = xcr0;
56c103ec 724
d91cab78 725 if ((xcr0 ^ old_xcr0) & XFEATURE_MASK_EXTEND)
56c103ec 726 kvm_update_cpuid(vcpu);
2acf923e
DC		 727 return 0;
728}
729
730int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr)
731{
764bcbc5
Z		 732 if (kvm_x86_ops->get_cpl(vcpu) != 0 ||
733 __kvm_set_xcr(vcpu, index, xcr)) {
2acf923e
DC		 734 kvm_inject_gp(vcpu, 0);
735 return 1;
736 }
737 return 0;
738}
739EXPORT_SYMBOL_GPL(kvm_set_xcr);
740
a83b29c6 741int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
a03490ed 742{
fc78f519 743 unsigned long old_cr4 = kvm_read_cr4(vcpu);
0be0226f 744 unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE |
b9baba86 745 X86_CR4_SMEP | X86_CR4_SMAP | X86_CR4_PKE;
0be0226f 746
0f12244f
GN		 747 if (cr4 & CR4_RESERVED_BITS)
748 return 1;
a03490ed 749
2acf923e
DC		 750 if (!guest_cpuid_has_xsave(vcpu) && (cr4 & X86_CR4_OSXSAVE))
751 return 1;
752
c68b734f
YW		 753 if (!guest_cpuid_has_smep(vcpu) && (cr4 & X86_CR4_SMEP))
754 return 1;
755
97ec8c06
FW		 756 if (!guest_cpuid_has_smap(vcpu) && (cr4 & X86_CR4_SMAP))
757 return 1;
758
afcbf13f 759 if (!guest_cpuid_has_fsgsbase(vcpu) && (cr4 & X86_CR4_FSGSBASE))
74dc2b4f
YW		 760 return 1;
761
b9baba86
HH		 762 if (!guest_cpuid_has_pku(vcpu) && (cr4 & X86_CR4_PKE))
763 return 1;
764
a03490ed 765 if (is_long_mode(vcpu)) {
0f12244f
GN		 766 if (!(cr4 & X86_CR4_PAE))
767 return 1;
a2edf57f
AK		 768 } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE)
769 && ((cr4 ^ old_cr4) & pdptr_bits)
9f8fe504
AK		 770 && !load_pdptrs(vcpu, vcpu->arch.walk_mmu,
771 kvm_read_cr3(vcpu)))
0f12244f
GN		 772 return 1;
773
ad756a16
MJ		 774 if ((cr4 & X86_CR4_PCIDE) && !(old_cr4 & X86_CR4_PCIDE)) {
775 if (!guest_cpuid_has_pcid(vcpu))
776 return 1;
777
778 /* PCID can not be enabled when cr3[11:0]!=000H or EFER.LMA=0 */
779 if ((kvm_read_cr3(vcpu) & X86_CR3_PCID_MASK) || !is_long_mode(vcpu))
780 return 1;
781 }
782
5e1746d6 783 if (kvm_x86_ops->set_cr4(vcpu, cr4))
0f12244f 784 return 1;
a03490ed 785
ad756a16
MJ		 786 if (((cr4 ^ old_cr4) & pdptr_bits) ||
787 (!(cr4 & X86_CR4_PCIDE) && (old_cr4 & X86_CR4_PCIDE)))
aad82703 788 kvm_mmu_reset_context(vcpu);
0f12244f 789
b9baba86 790 if ((cr4 ^ old_cr4) & (X86_CR4_OSXSAVE | X86_CR4_PKE))
00b27a3e 791 kvm_update_cpuid(vcpu);
2acf923e 792
0f12244f
GN		 793 return 0;
794}
2d3ad1f4 795EXPORT_SYMBOL_GPL(kvm_set_cr4);
a03490ed 796
2390218b 797int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
a03490ed 798{
ac146235 799#ifdef CONFIG_X86_64
9d88fca7 800 cr3 &= ~CR3_PCID_INVD;
ac146235 801#endif
9d88fca7 802
9f8fe504 803 if (cr3 == kvm_read_cr3(vcpu) && !pdptrs_changed(vcpu)) {
0ba73cda 804 kvm_mmu_sync_roots(vcpu);
77c3913b 805 kvm_make_request(KVM_REQ_TLB_FLUSH, vcpu);
0f12244f 806 return 0;
d835dfec
AK		 807 }
808
a03490ed 809 if (is_long_mode(vcpu)) {
d9f89b88
JK		 810 if (cr3 & CR3_L_MODE_RESERVED_BITS)
811 return 1;
812 } else if (is_pae(vcpu) && is_paging(vcpu) &&
813 !load_pdptrs(vcpu, vcpu->arch.walk_mmu, cr3))
346874c9 814 return 1;
a03490ed 815
0f12244f 816 vcpu->arch.cr3 = cr3;
aff48baa 817 __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail);
d8d173da 818 kvm_mmu_new_cr3(vcpu);
0f12244f
GN		 819 return 0;
820}
2d3ad1f4 821EXPORT_SYMBOL_GPL(kvm_set_cr3);
a03490ed 822
eea1cff9 823int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8)
a03490ed 824{
0f12244f
GN		 825 if (cr8 & CR8_RESERVED_BITS)
826 return 1;
35754c98 827 if (lapic_in_kernel(vcpu))
a03490ed
CO		 828 kvm_lapic_set_tpr(vcpu, cr8);
829 else
ad312c7c 830 vcpu->arch.cr8 = cr8;
0f12244f
GN		 831 return 0;
832}
2d3ad1f4 833EXPORT_SYMBOL_GPL(kvm_set_cr8);
a03490ed 834
2d3ad1f4 835unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu)
a03490ed 836{
35754c98 837 if (lapic_in_kernel(vcpu))
a03490ed
CO		 838 return kvm_lapic_get_cr8(vcpu);
839 else
ad312c7c 840 return vcpu->arch.cr8;
a03490ed 841}
2d3ad1f4 842EXPORT_SYMBOL_GPL(kvm_get_cr8);
a03490ed 843
ae561ede
NA		 844static void kvm_update_dr0123(struct kvm_vcpu *vcpu)
845{
846 int i;
847
848 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
849 for (i = 0; i < KVM_NR_DB_REGS; i++)
850 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
851 vcpu->arch.switch_db_regs |= KVM_DEBUGREG_RELOAD;
852 }
853}
854
73aaf249
JK		 855static void kvm_update_dr6(struct kvm_vcpu *vcpu)
856{
857 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
858 kvm_x86_ops->set_dr6(vcpu, vcpu->arch.dr6);
859}
860
c8639010
JK		 861static void kvm_update_dr7(struct kvm_vcpu *vcpu)
862{
863 unsigned long dr7;
864
865 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
866 dr7 = vcpu->arch.guest_debug_dr7;
867 else
868 dr7 = vcpu->arch.dr7;
869 kvm_x86_ops->set_dr7(vcpu, dr7);
360b948d
PB		 870 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_BP_ENABLED;
871 if (dr7 & DR7_BP_EN_MASK)
872 vcpu->arch.switch_db_regs |= KVM_DEBUGREG_BP_ENABLED;
c8639010
JK		 873}
874
6f43ed01
NA		 875static u64 kvm_dr6_fixed(struct kvm_vcpu *vcpu)
876{
877 u64 fixed = DR6_FIXED_1;
878
879 if (!guest_cpuid_has_rtm(vcpu))
880 fixed |= DR6_RTM;
881 return fixed;
882}
883
338dbc97 884static int __kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
020df079
GN		 885{
886 switch (dr) {
887 case 0 ... 3:
888 vcpu->arch.db[dr] = val;
889 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
890 vcpu->arch.eff_db[dr] = val;
891 break;
892 case 4:
020df079
GN		 893 /* fall through */
894 case 6:
338dbc97
GN		 895 if (val & 0xffffffff00000000ULL)
896 return -1; /* #GP */
6f43ed01 897 vcpu->arch.dr6 = (val & DR6_VOLATILE) | kvm_dr6_fixed(vcpu);
73aaf249 898 kvm_update_dr6(vcpu);
020df079
GN		 899 break;
900 case 5:
020df079
GN		 901 /* fall through */
902 default: /* 7 */
338dbc97
GN		 903 if (val & 0xffffffff00000000ULL)
904 return -1; /* #GP */
020df079 905 vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1;
c8639010 906 kvm_update_dr7(vcpu);
020df079
GN		 907 break;
908 }
909
910 return 0;
911}
338dbc97
GN		 912
913int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
914{
16f8a6f9 915 if (__kvm_set_dr(vcpu, dr, val)) {
338dbc97 916 kvm_inject_gp(vcpu, 0);
16f8a6f9
NA		 917 return 1;
918 }
919 return 0;
338dbc97 920}
020df079
GN		 921EXPORT_SYMBOL_GPL(kvm_set_dr);
922
16f8a6f9 923int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val)
020df079
GN		 924{
925 switch (dr) {
926 case 0 ... 3:
927 *val = vcpu->arch.db[dr];
928 break;
929 case 4:
020df079
GN		 930 /* fall through */
931 case 6:
73aaf249
JK		 932 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
933 *val = vcpu->arch.dr6;
934 else
935 *val = kvm_x86_ops->get_dr6(vcpu);
020df079
GN		 936 break;
937 case 5:
020df079
GN		 938 /* fall through */
939 default: /* 7 */
940 *val = vcpu->arch.dr7;
941 break;
942 }
338dbc97
GN		 943 return 0;
944}
020df079
GN		 945EXPORT_SYMBOL_GPL(kvm_get_dr);
946
022cd0e8
AK		 947bool kvm_rdpmc(struct kvm_vcpu *vcpu)
948{
949 u32 ecx = kvm_register_read(vcpu, VCPU_REGS_RCX);
950 u64 data;
951 int err;
952
c6702c9d 953 err = kvm_pmu_rdpmc(vcpu, ecx, &data);
022cd0e8
AK		 954 if (err)
955 return err;
956 kvm_register_write(vcpu, VCPU_REGS_RAX, (u32)data);
957 kvm_register_write(vcpu, VCPU_REGS_RDX, data >> 32);
958 return err;
959}
960EXPORT_SYMBOL_GPL(kvm_rdpmc);
961
043405e1
CO		 962/*
963 * List of msr numbers which we expose to userspace through KVM_GET_MSRS
964 * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST.
965 *
966 * This list is modified at module load time to reflect the
e3267cbb 967 * capabilities of the host cpu. This capabilities test skips MSRs that are
62ef68bb
PB		 968 * kvm-specific. Those are put in emulated_msrs; filtering of emulated_msrs
969 * may depend on host virtualization features rather than host cpu features.
043405e1 970 */
e3267cbb 971
043405e1
CO		 972static u32 msrs_to_save[] = {
973 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
8c06585d 974 MSR_STAR,
043405e1
CO		 975#ifdef CONFIG_X86_64
976 MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR,
977#endif
b3897a49 978 MSR_IA32_TSC, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA,
9dbe6cf9 979 MSR_IA32_FEATURE_CONTROL, MSR_IA32_BNDCFGS, MSR_TSC_AUX,
043405e1
CO		 980};
981
982static unsigned num_msrs_to_save;
983
62ef68bb
PB		 984static u32 emulated_msrs[] = {
985 MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK,
986 MSR_KVM_SYSTEM_TIME_NEW, MSR_KVM_WALL_CLOCK_NEW,
987 HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL,
988 HV_X64_MSR_TIME_REF_COUNT, HV_X64_MSR_REFERENCE_TSC,
e7d9513b
AS		 989 HV_X64_MSR_CRASH_P0, HV_X64_MSR_CRASH_P1, HV_X64_MSR_CRASH_P2,
990 HV_X64_MSR_CRASH_P3, HV_X64_MSR_CRASH_P4, HV_X64_MSR_CRASH_CTL,
e516cebb 991 HV_X64_MSR_RESET,
11c4b1ca 992 HV_X64_MSR_VP_INDEX,
9eec50b8 993 HV_X64_MSR_VP_RUNTIME,
5c919412 994 HV_X64_MSR_SCONTROL,
1f4b34f8 995 HV_X64_MSR_STIMER0_CONFIG,
62ef68bb
PB		 996 HV_X64_MSR_APIC_ASSIST_PAGE, MSR_KVM_ASYNC_PF_EN, MSR_KVM_STEAL_TIME,
997 MSR_KVM_PV_EOI_EN,
998
ba904635 999 MSR_IA32_TSC_ADJUST,
a3e06bbe 1000 MSR_IA32_TSCDEADLINE,
043405e1 1001 MSR_IA32_MISC_ENABLE,
908e75f3
AK		 1002 MSR_IA32_MCG_STATUS,
1003 MSR_IA32_MCG_CTL,
c45dcc71 1004 MSR_IA32_MCG_EXT_CTL,
64d60670 1005 MSR_IA32_SMBASE,
043405e1
CO		 1006};
1007
62ef68bb
PB		 1008static unsigned num_emulated_msrs;
1009
384bb783 1010bool kvm_valid_efer(struct kvm_vcpu *vcpu, u64 efer)
15c4a640 1011{
b69e8cae 1012 if (efer & efer_reserved_bits)
384bb783 1013 return false;
15c4a640 1014
1b2fd70c
AG		 1015 if (efer & EFER_FFXSR) {
1016 struct kvm_cpuid_entry2 *feat;
1017
1018 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
b69e8cae 1019 if (!feat || !(feat->edx & bit(X86_FEATURE_FXSR_OPT)))
384bb783 1020 return false;
1b2fd70c
AG		 1021 }
1022
d8017474
AG		 1023 if (efer & EFER_SVME) {
1024 struct kvm_cpuid_entry2 *feat;
1025
1026 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
b69e8cae 1027 if (!feat || !(feat->ecx & bit(X86_FEATURE_SVM)))
384bb783 1028 return false;
d8017474
AG		 1029 }
1030
384bb783
JK		 1031 return true;
1032}
1033EXPORT_SYMBOL_GPL(kvm_valid_efer);
1034
1035static int set_efer(struct kvm_vcpu *vcpu, u64 efer)
1036{
1037 u64 old_efer = vcpu->arch.efer;
1038
1039 if (!kvm_valid_efer(vcpu, efer))
1040 return 1;
1041
1042 if (is_paging(vcpu)
1043 && (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME))
1044 return 1;
1045
15c4a640 1046 efer &= ~EFER_LMA;
f6801dff 1047 efer |= vcpu->arch.efer & EFER_LMA;
15c4a640 1048
a3d204e2
SY		 1049 kvm_x86_ops->set_efer(vcpu, efer);
1050
aad82703
SY		 1051 /* Update reserved bits */
1052 if ((efer ^ old_efer) & EFER_NX)
1053 kvm_mmu_reset_context(vcpu);
1054
b69e8cae 1055 return 0;
15c4a640
CO		 1056}
1057
f2b4b7dd
JR		 1058void kvm_enable_efer_bits(u64 mask)
1059{
1060 efer_reserved_bits &= ~mask;
1061}
1062EXPORT_SYMBOL_GPL(kvm_enable_efer_bits);
1063
15c4a640
CO		 1064/*
1065 * Writes msr value into into the appropriate "register".
1066 * Returns 0 on success, non-0 otherwise.
1067 * Assumes vcpu_load() was already called.
1068 */
8fe8ab46 1069int kvm_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr)
15c4a640 1070{
854e8bb1
NA		 1071 switch (msr->index) {
1072 case MSR_FS_BASE:
1073 case MSR_GS_BASE:
1074 case MSR_KERNEL_GS_BASE:
1075 case MSR_CSTAR:
1076 case MSR_LSTAR:
1077 if (is_noncanonical_address(msr->data))
1078 return 1;
1079 break;
1080 case MSR_IA32_SYSENTER_EIP:
1081 case MSR_IA32_SYSENTER_ESP:
1082 /*
1083 * IA32_SYSENTER_ESP and IA32_SYSENTER_EIP cause #GP if
1084 * non-canonical address is written on Intel but not on
1085 * AMD (which ignores the top 32-bits, because it does
1086 * not implement 64-bit SYSENTER).
1087 *
1088 * 64-bit code should hence be able to write a non-canonical
1089 * value on AMD. Making the address canonical ensures that
1090 * vmentry does not fail on Intel after writing a non-canonical
1091 * value, and that something deterministic happens if the guest
1092 * invokes 64-bit SYSENTER.
1093 */
1094 msr->data = get_canonical(msr->data);
1095 }
8fe8ab46 1096 return kvm_x86_ops->set_msr(vcpu, msr);
15c4a640 1097}
854e8bb1 1098EXPORT_SYMBOL_GPL(kvm_set_msr);
15c4a640 1099
313a3dc7
CO		 1100/*
1101 * Adapt set_msr() to msr_io()'s calling convention
1102 */
609e36d3
PB		 1103static int do_get_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
1104{
1105 struct msr_data msr;
1106 int r;
1107
1108 msr.index = index;
1109 msr.host_initiated = true;
1110 r = kvm_get_msr(vcpu, &msr);
1111 if (r)
1112 return r;
1113
1114 *data = msr.data;
1115 return 0;
1116}
1117
313a3dc7
CO		 1118static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
1119{
8fe8ab46
WA		 1120 struct msr_data msr;
1121
1122 msr.data = *data;
1123 msr.index = index;
1124 msr.host_initiated = true;
1125 return kvm_set_msr(vcpu, &msr);
313a3dc7
CO		 1126}
1127
16e8d74d
MT		 1128#ifdef CONFIG_X86_64
1129struct pvclock_gtod_data {
1130 seqcount_t seq;
1131
1132 struct { /* extract of a clocksource struct */
1133 int vclock_mode;
a5a1d1c2
TG		 1134 u64 cycle_last;
1135 u64 mask;
16e8d74d
MT		 1136 u32 mult;
1137 u32 shift;
1138 } clock;
1139
cbcf2dd3
TG		 1140 u64 boot_ns;
1141 u64 nsec_base;
16e8d74d
MT		 1142};
1143
1144static struct pvclock_gtod_data pvclock_gtod_data;
1145
1146static void update_pvclock_gtod(struct timekeeper *tk)
1147{
1148 struct pvclock_gtod_data *vdata = &pvclock_gtod_data;
cbcf2dd3
TG		 1149 u64 boot_ns;
1150
876e7881 1151 boot_ns = ktime_to_ns(ktime_add(tk->tkr_mono.base, tk->offs_boot));
16e8d74d
MT		 1152
1153 write_seqcount_begin(&vdata->seq);
1154
1155 /* copy pvclock gtod data */
876e7881
PZ		 1156 vdata->clock.vclock_mode = tk->tkr_mono.clock->archdata.vclock_mode;
1157 vdata->clock.cycle_last = tk->tkr_mono.cycle_last;
1158 vdata->clock.mask = tk->tkr_mono.mask;
1159 vdata->clock.mult = tk->tkr_mono.mult;
1160 vdata->clock.shift = tk->tkr_mono.shift;
16e8d74d 1161
cbcf2dd3 1162 vdata->boot_ns = boot_ns;
876e7881 1163 vdata->nsec_base = tk->tkr_mono.xtime_nsec;
16e8d74d
MT		 1164
1165 write_seqcount_end(&vdata->seq);
1166}
1167#endif
1168
bab5bb39
NK		 1169void kvm_set_pending_timer(struct kvm_vcpu *vcpu)
1170{
1171 /*
1172 * Note: KVM_REQ_PENDING_TIMER is implicitly checked in
1173 * vcpu_enter_guest. This function is only called from
1174 * the physical CPU that is running vcpu.
1175 */
1176 kvm_make_request(KVM_REQ_PENDING_TIMER, vcpu);
1177}
16e8d74d 1178
18068523
GOC		 1179static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock)
1180{
9ed3c444
AK		 1181 int version;
1182 int r;
50d0a0f9 1183 struct pvclock_wall_clock wc;
87aeb54f 1184 struct timespec64 boot;
18068523
GOC		 1185
1186 if (!wall_clock)
1187 return;
1188
9ed3c444
AK		 1189 r = kvm_read_guest(kvm, wall_clock, &version, sizeof(version));
1190 if (r)
1191 return;
1192
1193 if (version & 1)
1194 ++version; /* first time write, random junk */
1195
1196 ++version;
18068523 1197
1dab1345
NK		 1198 if (kvm_write_guest(kvm, wall_clock, &version, sizeof(version)))
1199 return;
18068523 1200
50d0a0f9
GH		 1201 /*
1202 * The guest calculates current wall clock time by adding
34c238a1 1203 * system time (updated by kvm_guest_time_update below) to the
50d0a0f9
GH		 1204 * wall clock specified here. guest system time equals host
1205 * system time for us, thus we must fill in host boot time here.
1206 */
87aeb54f 1207 getboottime64(&boot);
50d0a0f9 1208
4b648665 1209 if (kvm->arch.kvmclock_offset) {
87aeb54f
AB		 1210 struct timespec64 ts = ns_to_timespec64(kvm->arch.kvmclock_offset);
1211 boot = timespec64_sub(boot, ts);
4b648665 1212 }
87aeb54f 1213 wc.sec = (u32)boot.tv_sec; /* overflow in 2106 guest time */
50d0a0f9
GH		 1214 wc.nsec = boot.tv_nsec;
1215 wc.version = version;
18068523
GOC		 1216
1217 kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc));
1218
1219 version++;
1220 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
18068523
GOC		 1221}
1222
50d0a0f9
GH		 1223static uint32_t div_frac(uint32_t dividend, uint32_t divisor)
1224{
b51012de
PB		 1225 do_shl32_div32(dividend, divisor);
1226 return dividend;
50d0a0f9
GH		 1227}
1228
3ae13faa 1229static void kvm_get_time_scale(uint64_t scaled_hz, uint64_t base_hz,
5f4e3f88 1230 s8 *pshift, u32 *pmultiplier)
50d0a0f9 1231{
5f4e3f88 1232 uint64_t scaled64;
50d0a0f9
GH		 1233 int32_t shift = 0;
1234 uint64_t tps64;
1235 uint32_t tps32;
1236
3ae13faa
PB		 1237 tps64 = base_hz;
1238 scaled64 = scaled_hz;
50933623 1239 while (tps64 > scaled64*2 || tps64 & 0xffffffff00000000ULL) {
50d0a0f9
GH		 1240 tps64 >>= 1;
1241 shift--;
1242 }
1243
1244 tps32 = (uint32_t)tps64;
50933623
JK		 1245 while (tps32 <= scaled64 || scaled64 & 0xffffffff00000000ULL) {
1246 if (scaled64 & 0xffffffff00000000ULL || tps32 & 0x80000000)
5f4e3f88
ZA		 1247 scaled64 >>= 1;
1248 else
1249 tps32 <<= 1;
50d0a0f9
GH		 1250 shift++;
1251 }
1252
5f4e3f88
ZA		 1253 *pshift = shift;
1254 *pmultiplier = div_frac(scaled64, tps32);
50d0a0f9 1255
3ae13faa
PB		 1256 pr_debug("%s: base_hz %llu => %llu, shift %d, mul %u\n",
1257 __func__, base_hz, scaled_hz, shift, *pmultiplier);
50d0a0f9
GH		 1258}
1259
d828199e 1260#ifdef CONFIG_X86_64
16e8d74d 1261static atomic_t kvm_guest_has_master_clock = ATOMIC_INIT(0);
d828199e 1262#endif
16e8d74d 1263
c8076604 1264static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz);
69b0049a 1265static unsigned long max_tsc_khz;
c8076604 1266
cc578287 1267static u32 adjust_tsc_khz(u32 khz, s32 ppm)
1e993611 1268{
cc578287
ZA		 1269 u64 v = (u64)khz * (1000000 + ppm);
1270 do_div(v, 1000000);
1271 return v;
1e993611
JR		 1272}
1273
381d585c
HZ		 1274static int set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz, bool scale)
1275{
1276 u64 ratio;
1277
1278 /* Guest TSC same frequency as host TSC? */
1279 if (!scale) {
1280 vcpu->arch.tsc_scaling_ratio = kvm_default_tsc_scaling_ratio;
1281 return 0;
1282 }
1283
1284 /* TSC scaling supported? */
1285 if (!kvm_has_tsc_control) {
1286 if (user_tsc_khz > tsc_khz) {
1287 vcpu->arch.tsc_catchup = 1;
1288 vcpu->arch.tsc_always_catchup = 1;
1289 return 0;
1290 } else {
1291 WARN(1, "user requested TSC rate below hardware speed\n");
1292 return -1;
1293 }
1294 }
1295
1296 /* TSC scaling required - calculate ratio */
1297 ratio = mul_u64_u32_div(1ULL << kvm_tsc_scaling_ratio_frac_bits,
1298 user_tsc_khz, tsc_khz);
1299
1300 if (ratio == 0 || ratio >= kvm_max_tsc_scaling_ratio) {
1301 WARN_ONCE(1, "Invalid TSC scaling ratio - virtual-tsc-khz=%u\n",
1302 user_tsc_khz);
1303 return -1;
1304 }
1305
1306 vcpu->arch.tsc_scaling_ratio = ratio;
1307 return 0;
1308}
1309
4941b8cb 1310static int kvm_set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz)
759379dd 1311{
cc578287
ZA		 1312 u32 thresh_lo, thresh_hi;
1313 int use_scaling = 0;
217fc9cf 1314
03ba32ca 1315 /* tsc_khz can be zero if TSC calibration fails */
4941b8cb 1316 if (user_tsc_khz == 0) {
ad721883
HZ		 1317 /* set tsc_scaling_ratio to a safe value */
1318 vcpu->arch.tsc_scaling_ratio = kvm_default_tsc_scaling_ratio;
381d585c 1319 return -1;
ad721883 1320 }
03ba32ca 1321
c285545f 1322 /* Compute a scale to convert nanoseconds in TSC cycles */
3ae13faa 1323 kvm_get_time_scale(user_tsc_khz * 1000LL, NSEC_PER_SEC,
cc578287
ZA		 1324 &vcpu->arch.virtual_tsc_shift,
1325 &vcpu->arch.virtual_tsc_mult);
4941b8cb 1326 vcpu->arch.virtual_tsc_khz = user_tsc_khz;
cc578287
ZA		 1327
1328 /*
1329 * Compute the variation in TSC rate which is acceptable
1330 * within the range of tolerance and decide if the
1331 * rate being applied is within that bounds of the hardware
1332 * rate. If so, no scaling or compensation need be done.
1333 */
1334 thresh_lo = adjust_tsc_khz(tsc_khz, -tsc_tolerance_ppm);
1335 thresh_hi = adjust_tsc_khz(tsc_khz, tsc_tolerance_ppm);
4941b8cb
PB		 1336 if (user_tsc_khz < thresh_lo || user_tsc_khz > thresh_hi) {
1337 pr_debug("kvm: requested TSC rate %u falls outside tolerance [%u,%u]\n", user_tsc_khz, thresh_lo, thresh_hi);
cc578287
ZA		 1338 use_scaling = 1;
1339 }
4941b8cb 1340 return set_tsc_khz(vcpu, user_tsc_khz, use_scaling);
c285545f
ZA		 1341}
1342
1343static u64 compute_guest_tsc(struct kvm_vcpu *vcpu, s64 kernel_ns)
1344{
e26101b1 1345 u64 tsc = pvclock_scale_delta(kernel_ns-vcpu->arch.this_tsc_nsec,
cc578287
ZA		 1346 vcpu->arch.virtual_tsc_mult,
1347 vcpu->arch.virtual_tsc_shift);
e26101b1 1348 tsc += vcpu->arch.this_tsc_write;
c285545f
ZA		 1349 return tsc;
1350}
1351
69b0049a 1352static void kvm_track_tsc_matching(struct kvm_vcpu *vcpu)
b48aa97e
MT		 1353{
1354#ifdef CONFIG_X86_64
1355 bool vcpus_matched;
b48aa97e
MT		 1356 struct kvm_arch *ka = &vcpu->kvm->arch;
1357 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1358
1359 vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 ==
1360 atomic_read(&vcpu->kvm->online_vcpus));
1361
7f187922
MT		 1362 /*
1363 * Once the masterclock is enabled, always perform request in
1364 * order to update it.
1365 *
1366 * In order to enable masterclock, the host clocksource must be TSC
1367 * and the vcpus need to have matched TSCs. When that happens,
1368 * perform request to enable masterclock.
1369 */
1370 if (ka->use_master_clock ||
1371 (gtod->clock.vclock_mode == VCLOCK_TSC && vcpus_matched))
b48aa97e
MT		 1372 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
1373
1374 trace_kvm_track_tsc(vcpu->vcpu_id, ka->nr_vcpus_matched_tsc,
1375 atomic_read(&vcpu->kvm->online_vcpus),
1376 ka->use_master_clock, gtod->clock.vclock_mode);
1377#endif
1378}
1379
ba904635
WA		 1380static void update_ia32_tsc_adjust_msr(struct kvm_vcpu *vcpu, s64 offset)
1381{
3e3f5026 1382 u64 curr_offset = vcpu->arch.tsc_offset;
ba904635
WA		 1383 vcpu->arch.ia32_tsc_adjust_msr += offset - curr_offset;
1384}
1385
35181e86
HZ		 1386/*
1387 * Multiply tsc by a fixed point number represented by ratio.
1388 *
1389 * The most significant 64-N bits (mult) of ratio represent the
1390 * integral part of the fixed point number; the remaining N bits
1391 * (frac) represent the fractional part, ie. ratio represents a fixed
1392 * point number (mult + frac * 2^(-N)).
1393 *
1394 * N equals to kvm_tsc_scaling_ratio_frac_bits.
1395 */
1396static inline u64 __scale_tsc(u64 ratio, u64 tsc)
1397{
1398 return mul_u64_u64_shr(tsc, ratio, kvm_tsc_scaling_ratio_frac_bits);
1399}
1400
1401u64 kvm_scale_tsc(struct kvm_vcpu *vcpu, u64 tsc)
1402{
1403 u64 _tsc = tsc;
1404 u64 ratio = vcpu->arch.tsc_scaling_ratio;
1405
1406 if (ratio != kvm_default_tsc_scaling_ratio)
1407 _tsc = __scale_tsc(ratio, tsc);
1408
1409 return _tsc;
1410}
1411EXPORT_SYMBOL_GPL(kvm_scale_tsc);
1412
07c1419a
HZ		 1413static u64 kvm_compute_tsc_offset(struct kvm_vcpu *vcpu, u64 target_tsc)
1414{
1415 u64 tsc;
1416
1417 tsc = kvm_scale_tsc(vcpu, rdtsc());
1418
1419 return target_tsc - tsc;
1420}
1421
4ba76538
HZ		 1422u64 kvm_read_l1_tsc(struct kvm_vcpu *vcpu, u64 host_tsc)
1423{
ea26e4ec 1424 return vcpu->arch.tsc_offset + kvm_scale_tsc(vcpu, host_tsc);
4ba76538
HZ		 1425}
1426EXPORT_SYMBOL_GPL(kvm_read_l1_tsc);
1427
a545ab6a
LC		 1428static void kvm_vcpu_write_tsc_offset(struct kvm_vcpu *vcpu, u64 offset)
1429{
1430 kvm_x86_ops->write_tsc_offset(vcpu, offset);
1431 vcpu->arch.tsc_offset = offset;
1432}
1433
8fe8ab46 1434void kvm_write_tsc(struct kvm_vcpu *vcpu, struct msr_data *msr)
99e3e30a
ZA		 1435{
1436 struct kvm *kvm = vcpu->kvm;
f38e098f 1437 u64 offset, ns, elapsed;
99e3e30a 1438 unsigned long flags;
02626b6a 1439 s64 usdiff;
b48aa97e 1440 bool matched;
0d3da0d2 1441 bool already_matched;
8fe8ab46 1442 u64 data = msr->data;
99e3e30a 1443
038f8c11 1444 raw_spin_lock_irqsave(&kvm->arch.tsc_write_lock, flags);
07c1419a 1445 offset = kvm_compute_tsc_offset(vcpu, data);
108b249c 1446 ns = ktime_get_boot_ns();
f38e098f 1447 elapsed = ns - kvm->arch.last_tsc_nsec;
5d3cb0f6 1448
03ba32ca 1449 if (vcpu->arch.virtual_tsc_khz) {
8915aa27
MT		 1450 int faulted = 0;
1451
03ba32ca
MT		 1452 /* n.b - signed multiplication and division required */
1453 usdiff = data - kvm->arch.last_tsc_write;
5d3cb0f6 1454#ifdef CONFIG_X86_64
03ba32ca 1455 usdiff = (usdiff * 1000) / vcpu->arch.virtual_tsc_khz;
5d3cb0f6 1456#else
03ba32ca 1457 /* do_div() only does unsigned */
8915aa27
MT		 1458 asm("1: idivl %[divisor]\n"
1459 "2: xor %%edx, %%edx\n"
1460 " movl $0, %[faulted]\n"
1461 "3:\n"
1462 ".section .fixup,\"ax\"\n"
1463 "4: movl $1, %[faulted]\n"
1464 " jmp 3b\n"
1465 ".previous\n"
1466
1467 _ASM_EXTABLE(1b, 4b)
1468
1469 : "=A"(usdiff), [faulted] "=r" (faulted)
1470 : "A"(usdiff * 1000), [divisor] "rm"(vcpu->arch.virtual_tsc_khz));
1471
5d3cb0f6 1472#endif
03ba32ca
MT		 1473 do_div(elapsed, 1000);
1474 usdiff -= elapsed;
1475 if (usdiff < 0)
1476 usdiff = -usdiff;
8915aa27
MT		 1477
1478 /* idivl overflow => difference is larger than USEC_PER_SEC */
1479 if (faulted)
1480 usdiff = USEC_PER_SEC;
03ba32ca
MT		 1481 } else
1482 usdiff = USEC_PER_SEC; /* disable TSC match window below */
f38e098f
ZA		 1483
1484 /*
5d3cb0f6
ZA		 1485 * Special case: TSC write with a small delta (1 second) of virtual
1486 * cycle time against real time is interpreted as an attempt to
1487 * synchronize the CPU.
1488 *
1489 * For a reliable TSC, we can match TSC offsets, and for an unstable
1490 * TSC, we add elapsed time in this computation. We could let the
1491 * compensation code attempt to catch up if we fall behind, but
1492 * it's better to try to match offsets from the beginning.
1493 */
02626b6a 1494 if (usdiff < USEC_PER_SEC &&
5d3cb0f6 1495 vcpu->arch.virtual_tsc_khz == kvm->arch.last_tsc_khz) {
f38e098f 1496 if (!check_tsc_unstable()) {
e26101b1 1497 offset = kvm->arch.cur_tsc_offset;
f38e098f
ZA		 1498 pr_debug("kvm: matched tsc offset for %llu\n", data);
1499 } else {
857e4099 1500 u64 delta = nsec_to_cycles(vcpu, elapsed);
5d3cb0f6 1501 data += delta;
07c1419a 1502 offset = kvm_compute_tsc_offset(vcpu, data);
759379dd 1503 pr_debug("kvm: adjusted tsc offset by %llu\n", delta);
f38e098f 1504 }
b48aa97e 1505 matched = true;
0d3da0d2 1506 already_matched = (vcpu->arch.this_tsc_generation == kvm->arch.cur_tsc_generation);
e26101b1
ZA		 1507 } else {
1508 /*
1509 * We split periods of matched TSC writes into generations.
1510 * For each generation, we track the original measured
1511 * nanosecond time, offset, and write, so if TSCs are in
1512 * sync, we can match exact offset, and if not, we can match
4a969980 1513 * exact software computation in compute_guest_tsc()
e26101b1
ZA		 1514 *
1515 * These values are tracked in kvm->arch.cur_xxx variables.
1516 */
1517 kvm->arch.cur_tsc_generation++;
1518 kvm->arch.cur_tsc_nsec = ns;
1519 kvm->arch.cur_tsc_write = data;
1520 kvm->arch.cur_tsc_offset = offset;
b48aa97e 1521 matched = false;
0d3da0d2 1522 pr_debug("kvm: new tsc generation %llu, clock %llu\n",
e26101b1 1523 kvm->arch.cur_tsc_generation, data);
f38e098f 1524 }
e26101b1
ZA		 1525
1526 /*
1527 * We also track th most recent recorded KHZ, write and time to
1528 * allow the matching interval to be extended at each write.
1529 */
f38e098f
ZA		 1530 kvm->arch.last_tsc_nsec = ns;
1531 kvm->arch.last_tsc_write = data;
5d3cb0f6 1532 kvm->arch.last_tsc_khz = vcpu->arch.virtual_tsc_khz;
99e3e30a 1533
b183aa58 1534 vcpu->arch.last_guest_tsc = data;
e26101b1
ZA		 1535
1536 /* Keep track of which generation this VCPU has synchronized to */
1537 vcpu->arch.this_tsc_generation = kvm->arch.cur_tsc_generation;
1538 vcpu->arch.this_tsc_nsec = kvm->arch.cur_tsc_nsec;
1539 vcpu->arch.this_tsc_write = kvm->arch.cur_tsc_write;
1540
ba904635
WA		 1541 if (guest_cpuid_has_tsc_adjust(vcpu) && !msr->host_initiated)
1542 update_ia32_tsc_adjust_msr(vcpu, offset);
a545ab6a 1543 kvm_vcpu_write_tsc_offset(vcpu, offset);
e26101b1 1544 raw_spin_unlock_irqrestore(&kvm->arch.tsc_write_lock, flags);
b48aa97e
MT		 1545
1546 spin_lock(&kvm->arch.pvclock_gtod_sync_lock);
0d3da0d2 1547 if (!matched) {
b48aa97e 1548 kvm->arch.nr_vcpus_matched_tsc = 0;
0d3da0d2
TG		 1549 } else if (!already_matched) {
1550 kvm->arch.nr_vcpus_matched_tsc++;
1551 }
b48aa97e
MT		 1552
1553 kvm_track_tsc_matching(vcpu);
1554 spin_unlock(&kvm->arch.pvclock_gtod_sync_lock);
99e3e30a 1555}
e26101b1 1556
99e3e30a
ZA		 1557EXPORT_SYMBOL_GPL(kvm_write_tsc);
1558
58ea6767
HZ		 1559static inline void adjust_tsc_offset_guest(struct kvm_vcpu *vcpu,
1560 s64 adjustment)
1561{
ea26e4ec 1562 kvm_vcpu_write_tsc_offset(vcpu, vcpu->arch.tsc_offset + adjustment);
58ea6767
HZ		 1563}
1564
1565static inline void adjust_tsc_offset_host(struct kvm_vcpu *vcpu, s64 adjustment)
1566{
1567 if (vcpu->arch.tsc_scaling_ratio != kvm_default_tsc_scaling_ratio)
1568 WARN_ON(adjustment < 0);
1569 adjustment = kvm_scale_tsc(vcpu, (u64) adjustment);
ea26e4ec 1570 adjust_tsc_offset_guest(vcpu, adjustment);
58ea6767
HZ		 1571}
1572
d828199e
MT		 1573#ifdef CONFIG_X86_64
1574
a5a1d1c2 1575static u64 read_tsc(void)
d828199e 1576{
a5a1d1c2 1577 u64 ret = (u64)rdtsc_ordered();
03b9730b 1578 u64 last = pvclock_gtod_data.clock.cycle_last;
d828199e
MT		 1579
1580 if (likely(ret >= last))
1581 return ret;
1582
1583 /*
1584 * GCC likes to generate cmov here, but this branch is extremely
6a6256f9 1585 * predictable (it's just a function of time and the likely is
d828199e
MT		 1586 * very likely) and there's a data dependence, so force GCC
1587 * to generate a branch instead. I don't barrier() because
1588 * we don't actually need a barrier, and if this function
1589 * ever gets inlined it will generate worse code.
1590 */
1591 asm volatile ("");
1592 return last;
1593}
1594
a5a1d1c2 1595static inline u64 vgettsc(u64 *cycle_now)
d828199e
MT		 1596{
1597 long v;
1598 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1599
1600 *cycle_now = read_tsc();
1601
1602 v = (*cycle_now - gtod->clock.cycle_last) & gtod->clock.mask;
1603 return v * gtod->clock.mult;
1604}
1605
a5a1d1c2 1606static int do_monotonic_boot(s64 *t, u64 *cycle_now)
d828199e 1607{
cbcf2dd3 1608 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
d828199e 1609 unsigned long seq;
d828199e 1610 int mode;
cbcf2dd3 1611 u64 ns;
d828199e 1612
d828199e
MT		 1613 do {
1614 seq = read_seqcount_begin(&gtod->seq);
1615 mode = gtod->clock.vclock_mode;
cbcf2dd3 1616 ns = gtod->nsec_base;
d828199e
MT		 1617 ns += vgettsc(cycle_now);
1618 ns >>= gtod->clock.shift;
cbcf2dd3 1619 ns += gtod->boot_ns;
d828199e 1620 } while (unlikely(read_seqcount_retry(&gtod->seq, seq)));
cbcf2dd3 1621 *t = ns;
d828199e
MT		 1622
1623 return mode;
1624}
1625
1626/* returns true if host is using tsc clocksource */
a5a1d1c2 1627static bool kvm_get_time_and_clockread(s64 *kernel_ns, u64 *cycle_now)
d828199e 1628{
d828199e
MT		 1629 /* checked again under seqlock below */
1630 if (pvclock_gtod_data.clock.vclock_mode != VCLOCK_TSC)
1631 return false;
1632
cbcf2dd3 1633 return do_monotonic_boot(kernel_ns, cycle_now) == VCLOCK_TSC;
d828199e
MT		 1634}
1635#endif
1636
1637/*
1638 *
b48aa97e
MT		 1639 * Assuming a stable TSC across physical CPUS, and a stable TSC
1640 * across virtual CPUs, the following condition is possible.
1641 * Each numbered line represents an event visible to both
d828199e
MT		 1642 * CPUs at the next numbered event.
1643 *
1644 * "timespecX" represents host monotonic time. "tscX" represents
1645 * RDTSC value.
1646 *
1647 * VCPU0 on CPU0 | VCPU1 on CPU1
1648 *
1649 * 1. read timespec0,tsc0
1650 * 2. | timespec1 = timespec0 + N
1651 * | tsc1 = tsc0 + M
1652 * 3. transition to guest | transition to guest
1653 * 4. ret0 = timespec0 + (rdtsc - tsc0) |
1654 * 5. | ret1 = timespec1 + (rdtsc - tsc1)
1655 * | ret1 = timespec0 + N + (rdtsc - (tsc0 + M))
1656 *
1657 * Since ret0 update is visible to VCPU1 at time 5, to obey monotonicity:
1658 *
1659 * - ret0 < ret1
1660 * - timespec0 + (rdtsc - tsc0) < timespec0 + N + (rdtsc - (tsc0 + M))
1661 * ...
1662 * - 0 < N - M => M < N
1663 *
1664 * That is, when timespec0 != timespec1, M < N. Unfortunately that is not
1665 * always the case (the difference between two distinct xtime instances
1666 * might be smaller then the difference between corresponding TSC reads,
1667 * when updating guest vcpus pvclock areas).
1668 *
1669 * To avoid that problem, do not allow visibility of distinct
1670 * system_timestamp/tsc_timestamp values simultaneously: use a master
1671 * copy of host monotonic time values. Update that master copy
1672 * in lockstep.
1673 *
b48aa97e 1674 * Rely on synchronization of host TSCs and guest TSCs for monotonicity.
d828199e
MT		 1675 *
1676 */
1677
1678static void pvclock_update_vm_gtod_copy(struct kvm *kvm)
1679{
1680#ifdef CONFIG_X86_64
1681 struct kvm_arch *ka = &kvm->arch;
1682 int vclock_mode;
b48aa97e
MT		 1683 bool host_tsc_clocksource, vcpus_matched;
1684
1685 vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 ==
1686 atomic_read(&kvm->online_vcpus));
d828199e
MT		 1687
1688 /*
1689 * If the host uses TSC clock, then passthrough TSC as stable
1690 * to the guest.
1691 */
b48aa97e 1692 host_tsc_clocksource = kvm_get_time_and_clockread(
d828199e
MT		 1693 &ka->master_kernel_ns,
1694 &ka->master_cycle_now);
1695
16a96021 1696 ka->use_master_clock = host_tsc_clocksource && vcpus_matched
54750f2c
MT		 1697 && !backwards_tsc_observed
1698 && !ka->boot_vcpu_runs_old_kvmclock;
b48aa97e 1699
d828199e
MT		 1700 if (ka->use_master_clock)
1701 atomic_set(&kvm_guest_has_master_clock, 1);
1702
1703 vclock_mode = pvclock_gtod_data.clock.vclock_mode;
b48aa97e
MT		 1704 trace_kvm_update_master_clock(ka->use_master_clock, vclock_mode,
1705 vcpus_matched);
d828199e
MT		 1706#endif
1707}
1708
2860c4b1
PB		 1709void kvm_make_mclock_inprogress_request(struct kvm *kvm)
1710{
1711 kvm_make_all_cpus_request(kvm, KVM_REQ_MCLOCK_INPROGRESS);
1712}
1713
2e762ff7
MT		 1714static void kvm_gen_update_masterclock(struct kvm *kvm)
1715{
1716#ifdef CONFIG_X86_64
1717 int i;
1718 struct kvm_vcpu *vcpu;
1719 struct kvm_arch *ka = &kvm->arch;
1720
1721 spin_lock(&ka->pvclock_gtod_sync_lock);
1722 kvm_make_mclock_inprogress_request(kvm);
1723 /* no guest entries from this point */
1724 pvclock_update_vm_gtod_copy(kvm);
1725
1726 kvm_for_each_vcpu(i, vcpu, kvm)
105b21bb 1727 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
2e762ff7
MT		 1728
1729 /* guest entries allowed */
1730 kvm_for_each_vcpu(i, vcpu, kvm)
1731 clear_bit(KVM_REQ_MCLOCK_INPROGRESS, &vcpu->requests);
1732
1733 spin_unlock(&ka->pvclock_gtod_sync_lock);
1734#endif
1735}
1736
108b249c
PB		 1737static u64 __get_kvmclock_ns(struct kvm *kvm)
1738{
108b249c 1739 struct kvm_arch *ka = &kvm->arch;
8b953440 1740 struct pvclock_vcpu_time_info hv_clock;
108b249c 1741
8b953440
PB		 1742 spin_lock(&ka->pvclock_gtod_sync_lock);
1743 if (!ka->use_master_clock) {
1744 spin_unlock(&ka->pvclock_gtod_sync_lock);
1745 return ktime_get_boot_ns() + ka->kvmclock_offset;
108b249c
PB		 1746 }
1747
8b953440
PB		 1748 hv_clock.tsc_timestamp = ka->master_cycle_now;
1749 hv_clock.system_time = ka->master_kernel_ns + ka->kvmclock_offset;
1750 spin_unlock(&ka->pvclock_gtod_sync_lock);
1751
1752 kvm_get_time_scale(NSEC_PER_SEC, __this_cpu_read(cpu_tsc_khz) * 1000LL,
1753 &hv_clock.tsc_shift,
1754 &hv_clock.tsc_to_system_mul);
1755 return __pvclock_read_cycles(&hv_clock, rdtsc());
108b249c
PB		 1756}
1757
1758u64 get_kvmclock_ns(struct kvm *kvm)
1759{
1760 unsigned long flags;
1761 s64 ns;
1762
1763 local_irq_save(flags);
1764 ns = __get_kvmclock_ns(kvm);
1765 local_irq_restore(flags);
1766
1767 return ns;
1768}
1769
0d6dd2ff
PB		 1770static void kvm_setup_pvclock_page(struct kvm_vcpu *v)
1771{
1772 struct kvm_vcpu_arch *vcpu = &v->arch;
1773 struct pvclock_vcpu_time_info guest_hv_clock;
1774
1775 if (unlikely(kvm_read_guest_cached(v->kvm, &vcpu->pv_time,
1776 &guest_hv_clock, sizeof(guest_hv_clock))))
1777 return;
1778
1779 /* This VCPU is paused, but it's legal for a guest to read another
1780 * VCPU's kvmclock, so we really have to follow the specification where
1781 * it says that version is odd if data is being modified, and even after
1782 * it is consistent.
1783 *
1784 * Version field updates must be kept separate. This is because
1785 * kvm_write_guest_cached might use a "rep movs" instruction, and
1786 * writes within a string instruction are weakly ordered. So there
1787 * are three writes overall.
1788 *
1789 * As a small optimization, only write the version field in the first
1790 * and third write. The vcpu->pv_time cache is still valid, because the
1791 * version field is the first in the struct.
1792 */
1793 BUILD_BUG_ON(offsetof(struct pvclock_vcpu_time_info, version) != 0);
1794
1795 vcpu->hv_clock.version = guest_hv_clock.version + 1;
1796 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1797 &vcpu->hv_clock,
1798 sizeof(vcpu->hv_clock.version));
1799
1800 smp_wmb();
1801
1802 /* retain PVCLOCK_GUEST_STOPPED if set in guest copy */
1803 vcpu->hv_clock.flags |= (guest_hv_clock.flags & PVCLOCK_GUEST_STOPPED);
1804
1805 if (vcpu->pvclock_set_guest_stopped_request) {
1806 vcpu->hv_clock.flags |= PVCLOCK_GUEST_STOPPED;
1807 vcpu->pvclock_set_guest_stopped_request = false;
1808 }
1809
1810 trace_kvm_pvclock_update(v->vcpu_id, &vcpu->hv_clock);
1811
1812 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1813 &vcpu->hv_clock,
1814 sizeof(vcpu->hv_clock));
1815
1816 smp_wmb();
1817
1818 vcpu->hv_clock.version++;
1819 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1820 &vcpu->hv_clock,
1821 sizeof(vcpu->hv_clock.version));
1822}
1823
34c238a1 1824static int kvm_guest_time_update(struct kvm_vcpu *v)
18068523 1825{
78db6a50 1826 unsigned long flags, tgt_tsc_khz;
18068523 1827 struct kvm_vcpu_arch *vcpu = &v->arch;
d828199e 1828 struct kvm_arch *ka = &v->kvm->arch;
f25e656d 1829 s64 kernel_ns;
d828199e 1830 u64 tsc_timestamp, host_tsc;
51d59c6b 1831 u8 pvclock_flags;
d828199e
MT		 1832 bool use_master_clock;
1833
1834 kernel_ns = 0;
1835 host_tsc = 0;
18068523 1836
d828199e
MT		 1837 /*
1838 * If the host uses TSC clock, then passthrough TSC as stable
1839 * to the guest.
1840 */
1841 spin_lock(&ka->pvclock_gtod_sync_lock);
1842 use_master_clock = ka->use_master_clock;
1843 if (use_master_clock) {
1844 host_tsc = ka->master_cycle_now;
1845 kernel_ns = ka->master_kernel_ns;
1846 }
1847 spin_unlock(&ka->pvclock_gtod_sync_lock);
c09664bb
MT		 1848
1849 /* Keep irq disabled to prevent changes to the clock */
1850 local_irq_save(flags);
78db6a50
PB		 1851 tgt_tsc_khz = __this_cpu_read(cpu_tsc_khz);
1852 if (unlikely(tgt_tsc_khz == 0)) {
c09664bb
MT		 1853 local_irq_restore(flags);
1854 kvm_make_request(KVM_REQ_CLOCK_UPDATE, v);
1855 return 1;
1856 }
d828199e 1857 if (!use_master_clock) {
4ea1636b 1858 host_tsc = rdtsc();
108b249c 1859 kernel_ns = ktime_get_boot_ns();
d828199e
MT		 1860 }
1861
4ba76538 1862 tsc_timestamp = kvm_read_l1_tsc(v, host_tsc);
d828199e 1863
c285545f
ZA		 1864 /*
1865 * We may have to catch up the TSC to match elapsed wall clock
1866 * time for two reasons, even if kvmclock is used.
1867 * 1) CPU could have been running below the maximum TSC rate
1868 * 2) Broken TSC compensation resets the base at each VCPU
1869 * entry to avoid unknown leaps of TSC even when running
1870 * again on the same CPU. This may cause apparent elapsed
1871 * time to disappear, and the guest to stand still or run
1872 * very slowly.
1873 */
1874 if (vcpu->tsc_catchup) {
1875 u64 tsc = compute_guest_tsc(v, kernel_ns);
1876 if (tsc > tsc_timestamp) {
f1e2b260 1877 adjust_tsc_offset_guest(v, tsc - tsc_timestamp);
c285545f
ZA		 1878 tsc_timestamp = tsc;
1879 }
50d0a0f9
GH		 1880 }
1881
18068523
GOC		 1882 local_irq_restore(flags);
1883
0d6dd2ff 1884 /* With all the info we got, fill in the values */
18068523 1885
78db6a50
PB		 1886 if (kvm_has_tsc_control)
1887 tgt_tsc_khz = kvm_scale_tsc(v, tgt_tsc_khz);
1888
1889 if (unlikely(vcpu->hw_tsc_khz != tgt_tsc_khz)) {
3ae13faa 1890 kvm_get_time_scale(NSEC_PER_SEC, tgt_tsc_khz * 1000LL,
5f4e3f88
ZA		 1891 &vcpu->hv_clock.tsc_shift,
1892 &vcpu->hv_clock.tsc_to_system_mul);
78db6a50 1893 vcpu->hw_tsc_khz = tgt_tsc_khz;
8cfdc000
ZA		 1894 }
1895
1d5f066e 1896 vcpu->hv_clock.tsc_timestamp = tsc_timestamp;
759379dd 1897 vcpu->hv_clock.system_time = kernel_ns + v->kvm->arch.kvmclock_offset;
28e4639a 1898 vcpu->last_guest_tsc = tsc_timestamp;
51d59c6b 1899
d828199e 1900 /* If the host uses TSC clocksource, then it is stable */
0d6dd2ff 1901 pvclock_flags = 0;
d828199e
MT		 1902 if (use_master_clock)
1903 pvclock_flags |= PVCLOCK_TSC_STABLE_BIT;
1904
78c0337a
MT		 1905 vcpu->hv_clock.flags = pvclock_flags;
1906
095cf55d
PB		 1907 if (vcpu->pv_time_enabled)
1908 kvm_setup_pvclock_page(v);
1909 if (v == kvm_get_vcpu(v->kvm, 0))
1910 kvm_hv_setup_tsc_page(v->kvm, &vcpu->hv_clock);
8cfdc000 1911 return 0;
c8076604
GH		 1912}
1913
0061d53d
MT		 1914/*
1915 * kvmclock updates which are isolated to a given vcpu, such as
1916 * vcpu->cpu migration, should not allow system_timestamp from
1917 * the rest of the vcpus to remain static. Otherwise ntp frequency
1918 * correction applies to one vcpu's system_timestamp but not
1919 * the others.
1920 *
1921 * So in those cases, request a kvmclock update for all vcpus.
7e44e449
AJ		 1922 * We need to rate-limit these requests though, as they can
1923 * considerably slow guests that have a large number of vcpus.
1924 * The time for a remote vcpu to update its kvmclock is bound
1925 * by the delay we use to rate-limit the updates.
0061d53d
MT		 1926 */
1927
7e44e449
AJ		 1928#define KVMCLOCK_UPDATE_DELAY msecs_to_jiffies(100)
1929
1930static void kvmclock_update_fn(struct work_struct *work)
0061d53d
MT		 1931{
1932 int i;
7e44e449
AJ		 1933 struct delayed_work *dwork = to_delayed_work(work);
1934 struct kvm_arch *ka = container_of(dwork, struct kvm_arch,
1935 kvmclock_update_work);
1936 struct kvm *kvm = container_of(ka, struct kvm, arch);
0061d53d
MT		 1937 struct kvm_vcpu *vcpu;
1938
1939 kvm_for_each_vcpu(i, vcpu, kvm) {
105b21bb 1940 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0061d53d
MT		 1941 kvm_vcpu_kick(vcpu);
1942 }
1943}
1944
7e44e449
AJ		 1945static void kvm_gen_kvmclock_update(struct kvm_vcpu *v)
1946{
1947 struct kvm *kvm = v->kvm;
1948
105b21bb 1949 kvm_make_request(KVM_REQ_CLOCK_UPDATE, v);
7e44e449
AJ		 1950 schedule_delayed_work(&kvm->arch.kvmclock_update_work,
1951 KVMCLOCK_UPDATE_DELAY);
1952}
1953
332967a3
AJ		 1954#define KVMCLOCK_SYNC_PERIOD (300 * HZ)
1955
1956static void kvmclock_sync_fn(struct work_struct *work)
1957{
1958 struct delayed_work *dwork = to_delayed_work(work);
1959 struct kvm_arch *ka = container_of(dwork, struct kvm_arch,
1960 kvmclock_sync_work);
1961 struct kvm *kvm = container_of(ka, struct kvm, arch);
1962
630994b3
MT		 1963 if (!kvmclock_periodic_sync)
1964 return;
1965
332967a3
AJ		 1966 schedule_delayed_work(&kvm->arch.kvmclock_update_work, 0);
1967 schedule_delayed_work(&kvm->arch.kvmclock_sync_work,
1968 KVMCLOCK_SYNC_PERIOD);
1969}
1970
890ca9ae 1971static int set_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 data)
15c4a640 1972{
890ca9ae
HY		 1973 u64 mcg_cap = vcpu->arch.mcg_cap;
1974 unsigned bank_num = mcg_cap & 0xff;
1975
15c4a640 1976 switch (msr) {
15c4a640 1977 case MSR_IA32_MCG_STATUS:
890ca9ae 1978 vcpu->arch.mcg_status = data;
15c4a640 1979 break;
c7ac679c 1980 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 1981 if (!(mcg_cap & MCG_CTL_P))
1982 return 1;
1983 if (data != 0 && data != ~(u64)0)
1984 return -1;
1985 vcpu->arch.mcg_ctl = data;
1986 break;
1987 default:
1988 if (msr >= MSR_IA32_MC0_CTL &&
81760dcc 1989 msr < MSR_IA32_MCx_CTL(bank_num)) {
890ca9ae 1990 u32 offset = msr - MSR_IA32_MC0_CTL;
114be429
AP		 1991 /* only 0 or all 1s can be written to IA32_MCi_CTL
1992 * some Linux kernels though clear bit 10 in bank 4 to
1993 * workaround a BIOS/GART TBL issue on AMD K8s, ignore
1994 * this to avoid an uncatched #GP in the guest
1995 */
890ca9ae 1996 if ((offset & 0x3) == 0 &&
114be429 1997 data != 0 && (data | (1 << 10)) != ~(u64)0)
890ca9ae
HY		 1998 return -1;
1999 vcpu->arch.mce_banks[offset] = data;
2000 break;
2001 }
2002 return 1;
2003 }
2004 return 0;
2005}
2006
ffde22ac
ES		 2007static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data)
2008{
2009 struct kvm *kvm = vcpu->kvm;
2010 int lm = is_long_mode(vcpu);
2011 u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64
2012 : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32;
2013 u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64
2014 : kvm->arch.xen_hvm_config.blob_size_32;
2015 u32 page_num = data & ~PAGE_MASK;
2016 u64 page_addr = data & PAGE_MASK;
2017 u8 *page;
2018 int r;
2019
2020 r = -E2BIG;
2021 if (page_num >= blob_size)
2022 goto out;
2023 r = -ENOMEM;
ff5c2c03
SL		 2024 page = memdup_user(blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE);
2025 if (IS_ERR(page)) {
2026 r = PTR_ERR(page);
ffde22ac 2027 goto out;
ff5c2c03 2028 }
54bf36aa 2029 if (kvm_vcpu_write_guest(vcpu, page_addr, page, PAGE_SIZE))
ffde22ac
ES		 2030 goto out_free;
2031 r = 0;
2032out_free:
2033 kfree(page);
2034out:
2035 return r;
2036}
2037
344d9588
GN		 2038static int kvm_pv_enable_async_pf(struct kvm_vcpu *vcpu, u64 data)
2039{
2040 gpa_t gpa = data & ~0x3f;
2041
4a969980 2042 /* Bits 2:5 are reserved, Should be zero */
6adba527 2043 if (data & 0x3c)
344d9588
GN		 2044 return 1;
2045
2046 vcpu->arch.apf.msr_val = data;
2047
2048 if (!(data & KVM_ASYNC_PF_ENABLED)) {
2049 kvm_clear_async_pf_completion_queue(vcpu);
2050 kvm_async_pf_hash_reset(vcpu);
2051 return 0;
2052 }
2053
8f964525
AH		 2054 if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.apf.data, gpa,
2055 sizeof(u32)))
344d9588
GN		 2056 return 1;
2057
6adba527 2058 vcpu->arch.apf.send_user_only = !(data & KVM_ASYNC_PF_SEND_ALWAYS);
344d9588
GN		 2059 kvm_async_pf_wakeup_all(vcpu);
2060 return 0;
2061}
2062
12f9a48f
GC		 2063static void kvmclock_reset(struct kvm_vcpu *vcpu)
2064{
0b79459b 2065 vcpu->arch.pv_time_enabled = false;
12f9a48f
GC		 2066}
2067
c9aaa895
GC		 2068static void record_steal_time(struct kvm_vcpu *vcpu)
2069{
2070 if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED))
2071 return;
2072
2073 if (unlikely(kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
2074 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time))))
2075 return;
2076
0b9f6c46
PX		 2077 vcpu->arch.st.steal.preempted = 0;
2078
35f3fae1
WL		 2079 if (vcpu->arch.st.steal.version & 1)
2080 vcpu->arch.st.steal.version += 1; /* first time write, random junk */
2081
2082 vcpu->arch.st.steal.version += 1;
2083
2084 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
2085 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time));
2086
2087 smp_wmb();
2088
c54cdf14
LC		 2089 vcpu->arch.st.steal.steal += current->sched_info.run_delay -
2090 vcpu->arch.st.last_steal;
2091 vcpu->arch.st.last_steal = current->sched_info.run_delay;
35f3fae1
WL		 2092
2093 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
2094 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time));
2095
2096 smp_wmb();
2097
2098 vcpu->arch.st.steal.version += 1;
c9aaa895
GC		 2099
2100 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
2101 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time));
2102}
2103
8fe8ab46 2104int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
15c4a640 2105{
5753785f 2106 bool pr = false;
8fe8ab46
WA		 2107 u32 msr = msr_info->index;
2108 u64 data = msr_info->data;
5753785f 2109
15c4a640 2110 switch (msr) {
2e32b719
BP		 2111 case MSR_AMD64_NB_CFG:
2112 case MSR_IA32_UCODE_REV:
2113 case MSR_IA32_UCODE_WRITE:
2114 case MSR_VM_HSAVE_PA:
2115 case MSR_AMD64_PATCH_LOADER:
2116 case MSR_AMD64_BU_CFG2:
2117 break;
2118
15c4a640 2119 case MSR_EFER:
b69e8cae 2120 return set_efer(vcpu, data);
8f1589d9
AP		 2121 case MSR_K7_HWCR:
2122 data &= ~(u64)0x40; /* ignore flush filter disable */
82494028 2123 data &= ~(u64)0x100; /* ignore ignne emulation enable */
a223c313 2124 data &= ~(u64)0x8; /* ignore TLB cache disable */
22d48b2d 2125 data &= ~(u64)0x40000; /* ignore Mc status write enable */
8f1589d9 2126 if (data != 0) {
a737f256
CD		 2127 vcpu_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n",
2128 data);
8f1589d9
AP		 2129 return 1;
2130 }
15c4a640 2131 break;
f7c6d140
AP		 2132 case MSR_FAM10H_MMIO_CONF_BASE:
2133 if (data != 0) {
a737f256
CD		 2134 vcpu_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: "
2135 "0x%llx\n", data);
f7c6d140
AP		 2136 return 1;
2137 }
15c4a640 2138 break;
b5e2fec0
AG		 2139 case MSR_IA32_DEBUGCTLMSR:
2140 if (!data) {
2141 /* We support the non-activated case already */
2142 break;
2143 } else if (data & ~(DEBUGCTLMSR_LBR | DEBUGCTLMSR_BTF)) {
2144 /* Values other than LBR and BTF are vendor-specific,
2145 thus reserved and should throw a #GP */
2146 return 1;
2147 }
a737f256
CD		 2148 vcpu_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n",
2149 __func__, data);
b5e2fec0 2150 break;
9ba075a6 2151 case 0x200 ... 0x2ff:
ff53604b 2152 return kvm_mtrr_set_msr(vcpu, msr, data);
15c4a640 2153 case MSR_IA32_APICBASE:
58cb628d 2154 return kvm_set_apic_base(vcpu, msr_info);
0105d1a5
GN		 2155 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
2156 return kvm_x2apic_msr_write(vcpu, msr, data);
a3e06bbe
LJ		 2157 case MSR_IA32_TSCDEADLINE:
2158 kvm_set_lapic_tscdeadline_msr(vcpu, data);
2159 break;
ba904635
WA		 2160 case MSR_IA32_TSC_ADJUST:
2161 if (guest_cpuid_has_tsc_adjust(vcpu)) {
2162 if (!msr_info->host_initiated) {
d913b904 2163 s64 adj = data - vcpu->arch.ia32_tsc_adjust_msr;
d7add054 2164 adjust_tsc_offset_guest(vcpu, adj);
ba904635
WA		 2165 }
2166 vcpu->arch.ia32_tsc_adjust_msr = data;
2167 }
2168 break;
15c4a640 2169 case MSR_IA32_MISC_ENABLE:
ad312c7c 2170 vcpu->arch.ia32_misc_enable_msr = data;
15c4a640 2171 break;
64d60670
PB		 2172 case MSR_IA32_SMBASE:
2173 if (!msr_info->host_initiated)
2174 return 1;
2175 vcpu->arch.smbase = data;
2176 break;
11c6bffa 2177 case MSR_KVM_WALL_CLOCK_NEW:
18068523
GOC		 2178 case MSR_KVM_WALL_CLOCK:
2179 vcpu->kvm->arch.wall_clock = data;
2180 kvm_write_wall_clock(vcpu->kvm, data);
2181 break;
11c6bffa 2182 case MSR_KVM_SYSTEM_TIME_NEW:
18068523 2183 case MSR_KVM_SYSTEM_TIME: {
54750f2c
MT		 2184 struct kvm_arch *ka = &vcpu->kvm->arch;
2185
12f9a48f 2186 kvmclock_reset(vcpu);
18068523 2187
54750f2c
MT		 2188 if (vcpu->vcpu_id == 0 && !msr_info->host_initiated) {
2189 bool tmp = (msr == MSR_KVM_SYSTEM_TIME);
2190
2191 if (ka->boot_vcpu_runs_old_kvmclock != tmp)
2192 set_bit(KVM_REQ_MASTERCLOCK_UPDATE,
2193 &vcpu->requests);
2194
2195 ka->boot_vcpu_runs_old_kvmclock = tmp;
2196 }
2197
18068523 2198 vcpu->arch.time = data;
0061d53d 2199 kvm_make_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu);
18068523
GOC		 2200
2201 /* we verify if the enable bit is set... */
2202 if (!(data & 1))
2203 break;
2204
0b79459b 2205 if (kvm_gfn_to_hva_cache_init(vcpu->kvm,
8f964525
AH		 2206 &vcpu->arch.pv_time, data & ~1ULL,
2207 sizeof(struct pvclock_vcpu_time_info)))
0b79459b
AH		 2208 vcpu->arch.pv_time_enabled = false;
2209 else
2210 vcpu->arch.pv_time_enabled = true;
32cad84f 2211
18068523
GOC		 2212 break;
2213 }
344d9588
GN		 2214 case MSR_KVM_ASYNC_PF_EN:
2215 if (kvm_pv_enable_async_pf(vcpu, data))
2216 return 1;
2217 break;
c9aaa895
GC		 2218 case MSR_KVM_STEAL_TIME:
2219
2220 if (unlikely(!sched_info_on()))
2221 return 1;
2222
2223 if (data & KVM_STEAL_RESERVED_MASK)
2224 return 1;
2225
2226 if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.st.stime,
8f964525
AH		 2227 data & KVM_STEAL_VALID_BITS,
2228 sizeof(struct kvm_steal_time)))
c9aaa895
GC		 2229 return 1;
2230
2231 vcpu->arch.st.msr_val = data;
2232
2233 if (!(data & KVM_MSR_ENABLED))
2234 break;
2235
c9aaa895
GC		 2236 kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu);
2237
2238 break;
ae7a2a3f
MT		 2239 case MSR_KVM_PV_EOI_EN:
2240 if (kvm_lapic_enable_pv_eoi(vcpu, data))
2241 return 1;
2242 break;
c9aaa895 2243
890ca9ae
HY		 2244 case MSR_IA32_MCG_CTL:
2245 case MSR_IA32_MCG_STATUS:
81760dcc 2246 case MSR_IA32_MC0_CTL ... MSR_IA32_MCx_CTL(KVM_MAX_MCE_BANKS) - 1:
890ca9ae 2247 return set_msr_mce(vcpu, msr, data);
71db6023 2248
6912ac32
WH		 2249 case MSR_K7_PERFCTR0 ... MSR_K7_PERFCTR3:
2250 case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1:
2251 pr = true; /* fall through */
2252 case MSR_K7_EVNTSEL0 ... MSR_K7_EVNTSEL3:
2253 case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1:
c6702c9d 2254 if (kvm_pmu_is_valid_msr(vcpu, msr))
afd80d85 2255 return kvm_pmu_set_msr(vcpu, msr_info);
5753785f
GN		 2256
2257 if (pr || data != 0)
a737f256
CD		 2258 vcpu_unimpl(vcpu, "disabled perfctr wrmsr: "
2259 "0x%x data 0x%llx\n", msr, data);
5753785f 2260 break;
84e0cefa
JS		 2261 case MSR_K7_CLK_CTL:
2262 /*
2263 * Ignore all writes to this no longer documented MSR.
2264 * Writes are only relevant for old K7 processors,
2265 * all pre-dating SVM, but a recommended workaround from
4a969980 2266 * AMD for these chips. It is possible to specify the
84e0cefa
JS		 2267 * affected processor models on the command line, hence
2268 * the need to ignore the workaround.
2269 */
2270 break;
55cd8e5a 2271 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
e7d9513b
AS		 2272 case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4:
2273 case HV_X64_MSR_CRASH_CTL:
1f4b34f8 2274 case HV_X64_MSR_STIMER0_CONFIG ... HV_X64_MSR_STIMER3_COUNT:
e7d9513b
AS		 2275 return kvm_hv_set_msr_common(vcpu, msr, data,
2276 msr_info->host_initiated);
91c9c3ed 2277 case MSR_IA32_BBL_CR_CTL3:
2278 /* Drop writes to this legacy MSR -- see rdmsr
2279 * counterpart for further detail.
2280 */
796f4687 2281 vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data 0x%llx\n", msr, data);
91c9c3ed 2282 break;
2b036c6b
BO		 2283 case MSR_AMD64_OSVW_ID_LENGTH:
2284 if (!guest_cpuid_has_osvw(vcpu))
2285 return 1;
2286 vcpu->arch.osvw.length = data;
2287 break;
2288 case MSR_AMD64_OSVW_STATUS:
2289 if (!guest_cpuid_has_osvw(vcpu))
2290 return 1;
2291 vcpu->arch.osvw.status = data;
2292 break;
15c4a640 2293 default:
ffde22ac
ES		 2294 if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))
2295 return xen_hvm_config(vcpu, data);
c6702c9d 2296 if (kvm_pmu_is_valid_msr(vcpu, msr))
afd80d85 2297 return kvm_pmu_set_msr(vcpu, msr_info);
ed85c068 2298 if (!ignore_msrs) {
ae0f5499 2299 vcpu_debug_ratelimited(vcpu, "unhandled wrmsr: 0x%x data 0x%llx\n",
a737f256 2300 msr, data);
ed85c068
AP		 2301 return 1;
2302 } else {
796f4687 2303 vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data 0x%llx\n",
a737f256 2304 msr, data);
ed85c068
AP		 2305 break;
2306 }
15c4a640
CO		 2307 }
2308 return 0;
2309}
2310EXPORT_SYMBOL_GPL(kvm_set_msr_common);
2311
2312
2313/*
2314 * Reads an msr value (of 'msr_index') into 'pdata'.
2315 * Returns 0 on success, non-0 otherwise.
2316 * Assumes vcpu_load() was already called.
2317 */
609e36d3 2318int kvm_get_msr(struct kvm_vcpu *vcpu, struct msr_data *msr)
15c4a640 2319{
609e36d3 2320 return kvm_x86_ops->get_msr(vcpu, msr);
15c4a640 2321}
ff651cb6 2322EXPORT_SYMBOL_GPL(kvm_get_msr);
15c4a640 2323
890ca9ae 2324static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
15c4a640
CO		 2325{
2326 u64 data;
890ca9ae
HY		 2327 u64 mcg_cap = vcpu->arch.mcg_cap;
2328 unsigned bank_num = mcg_cap & 0xff;
15c4a640
CO		 2329
2330 switch (msr) {
15c4a640
CO		 2331 case MSR_IA32_P5_MC_ADDR:
2332 case MSR_IA32_P5_MC_TYPE:
890ca9ae
HY		 2333 data = 0;
2334 break;
15c4a640 2335 case MSR_IA32_MCG_CAP:
890ca9ae
HY		 2336 data = vcpu->arch.mcg_cap;
2337 break;
c7ac679c 2338 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 2339 if (!(mcg_cap & MCG_CTL_P))
2340 return 1;
2341 data = vcpu->arch.mcg_ctl;
2342 break;
2343 case MSR_IA32_MCG_STATUS:
2344 data = vcpu->arch.mcg_status;
2345 break;
2346 default:
2347 if (msr >= MSR_IA32_MC0_CTL &&
81760dcc 2348 msr < MSR_IA32_MCx_CTL(bank_num)) {
890ca9ae
HY		 2349 u32 offset = msr - MSR_IA32_MC0_CTL;
2350 data = vcpu->arch.mce_banks[offset];
2351 break;
2352 }
2353 return 1;
2354 }
2355 *pdata = data;
2356 return 0;
2357}
2358
609e36d3 2359int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
890ca9ae 2360{
609e36d3 2361 switch (msr_info->index) {
890ca9ae 2362 case MSR_IA32_PLATFORM_ID:
15c4a640 2363 case MSR_IA32_EBL_CR_POWERON:
b5e2fec0
AG		 2364 case MSR_IA32_DEBUGCTLMSR:
2365 case MSR_IA32_LASTBRANCHFROMIP:
2366 case MSR_IA32_LASTBRANCHTOIP:
2367 case MSR_IA32_LASTINTFROMIP:
2368 case MSR_IA32_LASTINTTOIP:
60af2ecd 2369 case MSR_K8_SYSCFG:
3afb1121
PB		 2370 case MSR_K8_TSEG_ADDR:
2371 case MSR_K8_TSEG_MASK:
60af2ecd 2372 case MSR_K7_HWCR:
61a6bd67 2373 case MSR_VM_HSAVE_PA:
1fdbd48c 2374 case MSR_K8_INT_PENDING_MSG:
c323c0e5 2375 case MSR_AMD64_NB_CFG:
f7c6d140 2376 case MSR_FAM10H_MMIO_CONF_BASE:
2e32b719 2377 case MSR_AMD64_BU_CFG2:
0c2df2a1 2378 case MSR_IA32_PERF_CTL:
609e36d3 2379 msr_info->data = 0;
15c4a640 2380 break;
6912ac32
WH		 2381 case MSR_K7_EVNTSEL0 ... MSR_K7_EVNTSEL3:
2382 case MSR_K7_PERFCTR0 ... MSR_K7_PERFCTR3:
2383 case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1:
2384 case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1:
c6702c9d 2385 if (kvm_pmu_is_valid_msr(vcpu, msr_info->index))
609e36d3
PB		 2386 return kvm_pmu_get_msr(vcpu, msr_info->index, &msr_info->data);
2387 msr_info->data = 0;
5753785f 2388 break;
742bc670 2389 case MSR_IA32_UCODE_REV:
609e36d3 2390 msr_info->data = 0x100000000ULL;
742bc670 2391 break;
9ba075a6 2392 case MSR_MTRRcap:
9ba075a6 2393 case 0x200 ... 0x2ff:
ff53604b 2394 return kvm_mtrr_get_msr(vcpu, msr_info->index, &msr_info->data);
15c4a640 2395 case 0xcd: /* fsb frequency */
609e36d3 2396 msr_info->data = 3;
15c4a640 2397 break;
7b914098
JS		 2398 /*
2399 * MSR_EBC_FREQUENCY_ID
2400 * Conservative value valid for even the basic CPU models.
2401 * Models 0,1: 000 in bits 23:21 indicating a bus speed of
2402 * 100MHz, model 2 000 in bits 18:16 indicating 100MHz,
2403 * and 266MHz for model 3, or 4. Set Core Clock
2404 * Frequency to System Bus Frequency Ratio to 1 (bits
2405 * 31:24) even though these are only valid for CPU
2406 * models > 2, however guests may end up dividing or
2407 * multiplying by zero otherwise.
2408 */
2409 case MSR_EBC_FREQUENCY_ID:
609e36d3 2410 msr_info->data = 1 << 24;
7b914098 2411 break;
15c4a640 2412 case MSR_IA32_APICBASE:
609e36d3 2413 msr_info->data = kvm_get_apic_base(vcpu);
15c4a640 2414 break;
0105d1a5 2415 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
609e36d3 2416 return kvm_x2apic_msr_read(vcpu, msr_info->index, &msr_info->data);
0105d1a5 2417 break;
a3e06bbe 2418 case MSR_IA32_TSCDEADLINE:
609e36d3 2419 msr_info->data = kvm_get_lapic_tscdeadline_msr(vcpu);
a3e06bbe 2420 break;
ba904635 2421 case MSR_IA32_TSC_ADJUST:
609e36d3 2422 msr_info->data = (u64)vcpu->arch.ia32_tsc_adjust_msr;
ba904635 2423 break;
15c4a640 2424 case MSR_IA32_MISC_ENABLE:
609e36d3 2425 msr_info->data = vcpu->arch.ia32_misc_enable_msr;
15c4a640 2426 break;
64d60670
PB		 2427 case MSR_IA32_SMBASE:
2428 if (!msr_info->host_initiated)
2429 return 1;
2430 msr_info->data = vcpu->arch.smbase;
15c4a640 2431 break;
847f0ad8
AG		 2432 case MSR_IA32_PERF_STATUS:
2433 /* TSC increment by tick */
609e36d3 2434 msr_info->data = 1000ULL;
847f0ad8 2435 /* CPU multiplier */
b0996ae4 2436 msr_info->data |= (((uint64_t)4ULL) << 40);
847f0ad8 2437 break;
15c4a640 2438 case MSR_EFER:
609e36d3 2439 msr_info->data = vcpu->arch.efer;
15c4a640 2440 break;
18068523 2441 case MSR_KVM_WALL_CLOCK:
11c6bffa 2442 case MSR_KVM_WALL_CLOCK_NEW:
609e36d3 2443 msr_info->data = vcpu->kvm->arch.wall_clock;
18068523
GOC		 2444 break;
2445 case MSR_KVM_SYSTEM_TIME:
11c6bffa 2446 case MSR_KVM_SYSTEM_TIME_NEW:
609e36d3 2447 msr_info->data = vcpu->arch.time;
18068523 2448 break;
344d9588 2449 case MSR_KVM_ASYNC_PF_EN:
609e36d3 2450 msr_info->data = vcpu->arch.apf.msr_val;
344d9588 2451 break;
c9aaa895 2452 case MSR_KVM_STEAL_TIME:
609e36d3 2453 msr_info->data = vcpu->arch.st.msr_val;
c9aaa895 2454 break;
1d92128f 2455 case MSR_KVM_PV_EOI_EN:
609e36d3 2456 msr_info->data = vcpu->arch.pv_eoi.msr_val;
1d92128f 2457 break;
890ca9ae
HY		 2458 case MSR_IA32_P5_MC_ADDR:
2459 case MSR_IA32_P5_MC_TYPE:
2460 case MSR_IA32_MCG_CAP:
2461 case MSR_IA32_MCG_CTL:
2462 case MSR_IA32_MCG_STATUS:
81760dcc 2463 case MSR_IA32_MC0_CTL ... MSR_IA32_MCx_CTL(KVM_MAX_MCE_BANKS) - 1:
609e36d3 2464 return get_msr_mce(vcpu, msr_info->index, &msr_info->data);
84e0cefa
JS		 2465 case MSR_K7_CLK_CTL:
2466 /*
2467 * Provide expected ramp-up count for K7. All other
2468 * are set to zero, indicating minimum divisors for
2469 * every field.
2470 *
2471 * This prevents guest kernels on AMD host with CPU
2472 * type 6, model 8 and higher from exploding due to
2473 * the rdmsr failing.
2474 */
609e36d3 2475 msr_info->data = 0x20000000;
84e0cefa 2476 break;
55cd8e5a 2477 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
e7d9513b
AS		 2478 case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4:
2479 case HV_X64_MSR_CRASH_CTL:
1f4b34f8 2480 case HV_X64_MSR_STIMER0_CONFIG ... HV_X64_MSR_STIMER3_COUNT:
e83d5887
AS		 2481 return kvm_hv_get_msr_common(vcpu,
2482 msr_info->index, &msr_info->data);
55cd8e5a 2483 break;
91c9c3ed 2484 case MSR_IA32_BBL_CR_CTL3:
2485 /* This legacy MSR exists but isn't fully documented in current
2486 * silicon. It is however accessed by winxp in very narrow
2487 * scenarios where it sets bit #19, itself documented as
2488 * a "reserved" bit. Best effort attempt to source coherent
2489 * read data here should the balance of the register be
2490 * interpreted by the guest:
2491 *
2492 * L2 cache control register 3: 64GB range, 256KB size,
2493 * enabled, latency 0x1, configured
2494 */
609e36d3 2495 msr_info->data = 0xbe702111;
91c9c3ed 2496 break;
2b036c6b
BO		 2497 case MSR_AMD64_OSVW_ID_LENGTH:
2498 if (!guest_cpuid_has_osvw(vcpu))
2499 return 1;
609e36d3 2500 msr_info->data = vcpu->arch.osvw.length;
2b036c6b
BO		 2501 break;
2502 case MSR_AMD64_OSVW_STATUS:
2503 if (!guest_cpuid_has_osvw(vcpu))
2504 return 1;
609e36d3 2505 msr_info->data = vcpu->arch.osvw.status;
2b036c6b 2506 break;
15c4a640 2507 default:
c6702c9d 2508 if (kvm_pmu_is_valid_msr(vcpu, msr_info->index))
609e36d3 2509 return kvm_pmu_get_msr(vcpu, msr_info->index, &msr_info->data);
ed85c068 2510 if (!ignore_msrs) {
ae0f5499
BD		 2511 vcpu_debug_ratelimited(vcpu, "unhandled rdmsr: 0x%x\n",
2512 msr_info->index);
ed85c068
AP		 2513 return 1;
2514 } else {
609e36d3
PB		 2515 vcpu_unimpl(vcpu, "ignored rdmsr: 0x%x\n", msr_info->index);
2516 msr_info->data = 0;
ed85c068
AP		 2517 }
2518 break;
15c4a640 2519 }
15c4a640
CO		 2520 return 0;
2521}
2522EXPORT_SYMBOL_GPL(kvm_get_msr_common);
2523
313a3dc7
CO		 2524/*
2525 * Read or write a bunch of msrs. All parameters are kernel addresses.
2526 *
2527 * @return number of msrs set successfully.
2528 */
2529static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs,
2530 struct kvm_msr_entry *entries,
2531 int (*do_msr)(struct kvm_vcpu *vcpu,
2532 unsigned index, u64 *data))
2533{
f656ce01 2534 int i, idx;
313a3dc7 2535
f656ce01 2536 idx = srcu_read_lock(&vcpu->kvm->srcu);
313a3dc7
CO		 2537 for (i = 0; i < msrs->nmsrs; ++i)
2538 if (do_msr(vcpu, entries[i].index, &entries[i].data))
2539 break;
f656ce01 2540 srcu_read_unlock(&vcpu->kvm->srcu, idx);
313a3dc7 2541
313a3dc7
CO		 2542 return i;
2543}
2544
2545/*
2546 * Read or write a bunch of msrs. Parameters are user addresses.
2547 *
2548 * @return number of msrs set successfully.
2549 */
2550static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs,
2551 int (*do_msr)(struct kvm_vcpu *vcpu,
2552 unsigned index, u64 *data),
2553 int writeback)
2554{
2555 struct kvm_msrs msrs;
2556 struct kvm_msr_entry *entries;
2557 int r, n;
2558 unsigned size;
2559
2560 r = -EFAULT;
2561 if (copy_from_user(&msrs, user_msrs, sizeof msrs))
2562 goto out;
2563
2564 r = -E2BIG;
2565 if (msrs.nmsrs >= MAX_IO_MSRS)
2566 goto out;
2567
313a3dc7 2568 size = sizeof(struct kvm_msr_entry) * msrs.nmsrs;
ff5c2c03
SL		 2569 entries = memdup_user(user_msrs->entries, size);
2570 if (IS_ERR(entries)) {
2571 r = PTR_ERR(entries);
313a3dc7 2572 goto out;
ff5c2c03 2573 }
313a3dc7
CO		 2574
2575 r = n = __msr_io(vcpu, &msrs, entries, do_msr);
2576 if (r < 0)
2577 goto out_free;
2578
2579 r = -EFAULT;
2580 if (writeback && copy_to_user(user_msrs->entries, entries, size))
2581 goto out_free;
2582
2583 r = n;
2584
2585out_free:
7a73c028 2586 kfree(entries);
313a3dc7
CO		 2587out:
2588 return r;
2589}
2590
784aa3d7 2591int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext)
018d00d2
ZX		 2592{
2593 int r;
2594
2595 switch (ext) {
2596 case KVM_CAP_IRQCHIP:
2597 case KVM_CAP_HLT:
2598 case KVM_CAP_MMU_SHADOW_CACHE_CONTROL:
018d00d2 2599 case KVM_CAP_SET_TSS_ADDR:
07716717 2600 case KVM_CAP_EXT_CPUID:
9c15bb1d 2601 case KVM_CAP_EXT_EMUL_CPUID:
c8076604 2602 case KVM_CAP_CLOCKSOURCE:
7837699f 2603 case KVM_CAP_PIT:
a28e4f5a 2604 case KVM_CAP_NOP_IO_DELAY:
62d9f0db 2605 case KVM_CAP_MP_STATE:
ed848624 2606 case KVM_CAP_SYNC_MMU:
a355c85c 2607 case KVM_CAP_USER_NMI:
52d939a0 2608 case KVM_CAP_REINJECT_CONTROL:
4925663a 2609 case KVM_CAP_IRQ_INJECT_STATUS:
d34e6b17 2610 case KVM_CAP_IOEVENTFD:
f848a5a8 2611 case KVM_CAP_IOEVENTFD_NO_LENGTH:
c5ff41ce 2612 case KVM_CAP_PIT2:
e9f42757 2613 case KVM_CAP_PIT_STATE2:
b927a3ce 2614 case KVM_CAP_SET_IDENTITY_MAP_ADDR:
ffde22ac 2615 case KVM_CAP_XEN_HVM:
3cfc3092 2616 case KVM_CAP_VCPU_EVENTS:
55cd8e5a 2617 case KVM_CAP_HYPERV:
10388a07 2618 case KVM_CAP_HYPERV_VAPIC:
c25bc163 2619 case KVM_CAP_HYPERV_SPIN:
5c919412 2620 case KVM_CAP_HYPERV_SYNIC:
ab9f4ecb 2621 case KVM_CAP_PCI_SEGMENT:
a1efbe77 2622 case KVM_CAP_DEBUGREGS:
d2be1651 2623 case KVM_CAP_X86_ROBUST_SINGLESTEP:
2d5b5a66 2624 case KVM_CAP_XSAVE:
344d9588 2625 case KVM_CAP_ASYNC_PF:
92a1f12d 2626 case KVM_CAP_GET_TSC_KHZ:
1c0b28c2 2627 case KVM_CAP_KVMCLOCK_CTRL:
4d8b81ab 2628 case KVM_CAP_READONLY_MEM:
5f66b620 2629 case KVM_CAP_HYPERV_TIME:
100943c5 2630 case KVM_CAP_IOAPIC_POLARITY_IGNORED:
defcf51f 2631 case KVM_CAP_TSC_DEADLINE_TIMER:
90de4a18
NA		 2632 case KVM_CAP_ENABLE_CAP_VM:
2633 case KVM_CAP_DISABLE_QUIRKS:
d71ba788 2634 case KVM_CAP_SET_BOOT_CPU_ID:
49df6397 2635 case KVM_CAP_SPLIT_IRQCHIP:
2a5bab10
AW		 2636#ifdef CONFIG_KVM_DEVICE_ASSIGNMENT
2637 case KVM_CAP_ASSIGN_DEV_IRQ:
2638 case KVM_CAP_PCI_2_3:
2639#endif
018d00d2
ZX		 2640 r = 1;
2641 break;
e3fd9a93
PB		 2642 case KVM_CAP_ADJUST_CLOCK:
2643 r = KVM_CLOCK_TSC_STABLE;
2644 break;
6d396b55
PB		 2645 case KVM_CAP_X86_SMM:
2646 /* SMBASE is usually relocated above 1M on modern chipsets,
2647 * and SMM handlers might indeed rely on 4G segment limits,
2648 * so do not report SMM to be available if real mode is
2649 * emulated via vm86 mode. Still, do not go to great lengths
2650 * to avoid userspace's usage of the feature, because it is a
2651 * fringe case that is not enabled except via specific settings
2652 * of the module parameters.
2653 */
2654 r = kvm_x86_ops->cpu_has_high_real_mode_segbase();
2655 break;
542472b5
LV		 2656 case KVM_CAP_COALESCED_MMIO:
2657 r = KVM_COALESCED_MMIO_PAGE_OFFSET;
2658 break;
774ead3a
AK		 2659 case KVM_CAP_VAPIC:
2660 r = !kvm_x86_ops->cpu_has_accelerated_tpr();
2661 break;
f725230a 2662 case KVM_CAP_NR_VCPUS:
8c3ba334
SL		 2663 r = KVM_SOFT_MAX_VCPUS;
2664 break;
2665 case KVM_CAP_MAX_VCPUS:
f725230a
AK		 2666 r = KVM_MAX_VCPUS;
2667 break;
a988b910 2668 case KVM_CAP_NR_MEMSLOTS:
bbacc0c1 2669 r = KVM_USER_MEM_SLOTS;
a988b910 2670 break;
a68a6a72
MT		 2671 case KVM_CAP_PV_MMU: /* obsolete */
2672 r = 0;
2f333bcb 2673 break;
4cee4b72 2674#ifdef CONFIG_KVM_DEVICE_ASSIGNMENT
62c476c7 2675 case KVM_CAP_IOMMU:
a1b60c1c 2676 r = iommu_present(&pci_bus_type);
62c476c7 2677 break;
4cee4b72 2678#endif
890ca9ae
HY		 2679 case KVM_CAP_MCE:
2680 r = KVM_MAX_MCE_BANKS;
2681 break;
2d5b5a66 2682 case KVM_CAP_XCRS:
d366bf7e 2683 r = boot_cpu_has(X86_FEATURE_XSAVE);
2d5b5a66 2684 break;
92a1f12d
JR		 2685 case KVM_CAP_TSC_CONTROL:
2686 r = kvm_has_tsc_control;
2687 break;
37131313
RK		 2688 case KVM_CAP_X2APIC_API:
2689 r = KVM_X2APIC_API_VALID_FLAGS;
2690 break;
018d00d2
ZX		 2691 default:
2692 r = 0;
2693 break;
2694 }
2695 return r;
2696
2697}
2698
043405e1
CO		 2699long kvm_arch_dev_ioctl(struct file *filp,
2700 unsigned int ioctl, unsigned long arg)
2701{
2702 void __user *argp = (void __user *)arg;
2703 long r;
2704
2705 switch (ioctl) {
2706 case KVM_GET_MSR_INDEX_LIST: {
2707 struct kvm_msr_list __user *user_msr_list = argp;
2708 struct kvm_msr_list msr_list;
2709 unsigned n;
2710
2711 r = -EFAULT;
2712 if (copy_from_user(&msr_list, user_msr_list, sizeof msr_list))
2713 goto out;
2714 n = msr_list.nmsrs;
62ef68bb 2715 msr_list.nmsrs = num_msrs_to_save + num_emulated_msrs;
043405e1
CO		 2716 if (copy_to_user(user_msr_list, &msr_list, sizeof msr_list))
2717 goto out;
2718 r = -E2BIG;
e125e7b6 2719 if (n < msr_list.nmsrs)
043405e1
CO		 2720 goto out;
2721 r = -EFAULT;
2722 if (copy_to_user(user_msr_list->indices, &msrs_to_save,
2723 num_msrs_to_save * sizeof(u32)))
2724 goto out;
e125e7b6 2725 if (copy_to_user(user_msr_list->indices + num_msrs_to_save,
043405e1 2726 &emulated_msrs,
62ef68bb 2727 num_emulated_msrs * sizeof(u32)))
043405e1
CO		 2728 goto out;
2729 r = 0;
2730 break;
2731 }
9c15bb1d
BP		 2732 case KVM_GET_SUPPORTED_CPUID:
2733 case KVM_GET_EMULATED_CPUID: {
674eea0f
AK		 2734 struct kvm_cpuid2 __user *cpuid_arg = argp;
2735 struct kvm_cpuid2 cpuid;
2736
2737 r = -EFAULT;
2738 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2739 goto out;
9c15bb1d
BP		 2740
2741 r = kvm_dev_ioctl_get_cpuid(&cpuid, cpuid_arg->entries,
2742 ioctl);
674eea0f
AK		 2743 if (r)
2744 goto out;
2745
2746 r = -EFAULT;
2747 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
2748 goto out;
2749 r = 0;
2750 break;
2751 }
890ca9ae 2752 case KVM_X86_GET_MCE_CAP_SUPPORTED: {
890ca9ae 2753 r = -EFAULT;
c45dcc71
AR		 2754 if (copy_to_user(argp, &kvm_mce_cap_supported,
2755 sizeof(kvm_mce_cap_supported)))
890ca9ae
HY		 2756 goto out;
2757 r = 0;
2758 break;
2759 }
043405e1
CO		 2760 default:
2761 r = -EINVAL;
2762 }
2763out:
2764 return r;
2765}
2766
f5f48ee1
SY		 2767static void wbinvd_ipi(void *garbage)
2768{
2769 wbinvd();
2770}
2771
2772static bool need_emulate_wbinvd(struct kvm_vcpu *vcpu)
2773{
e0f0bbc5 2774 return kvm_arch_has_noncoherent_dma(vcpu->kvm);
f5f48ee1
SY		 2775}
2776
2860c4b1
PB		 2777static inline void kvm_migrate_timers(struct kvm_vcpu *vcpu)
2778{
2779 set_bit(KVM_REQ_MIGRATE_TIMER, &vcpu->requests);
2780}
2781
313a3dc7
CO		 2782void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
2783{
f5f48ee1
SY		 2784 /* Address WBINVD may be executed by guest */
2785 if (need_emulate_wbinvd(vcpu)) {
2786 if (kvm_x86_ops->has_wbinvd_exit())
2787 cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask);
2788 else if (vcpu->cpu != -1 && vcpu->cpu != cpu)
2789 smp_call_function_single(vcpu->cpu,
2790 wbinvd_ipi, NULL, 1);
2791 }
2792
313a3dc7 2793 kvm_x86_ops->vcpu_load(vcpu, cpu);
8f6055cb 2794
0dd6a6ed
ZA		 2795 /* Apply any externally detected TSC adjustments (due to suspend) */
2796 if (unlikely(vcpu->arch.tsc_offset_adjustment)) {
2797 adjust_tsc_offset_host(vcpu, vcpu->arch.tsc_offset_adjustment);
2798 vcpu->arch.tsc_offset_adjustment = 0;
105b21bb 2799 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0dd6a6ed 2800 }
8f6055cb 2801
48434c20 2802 if (unlikely(vcpu->cpu != cpu) || check_tsc_unstable()) {
6f526ec5 2803 s64 tsc_delta = !vcpu->arch.last_host_tsc ? 0 :
4ea1636b 2804 rdtsc() - vcpu->arch.last_host_tsc;
e48672fa
ZA		 2805 if (tsc_delta < 0)
2806 mark_tsc_unstable("KVM discovered backwards TSC");
ce7a058a 2807
c285545f 2808 if (check_tsc_unstable()) {
07c1419a 2809 u64 offset = kvm_compute_tsc_offset(vcpu,
b183aa58 2810 vcpu->arch.last_guest_tsc);
a545ab6a 2811 kvm_vcpu_write_tsc_offset(vcpu, offset);
c285545f 2812 vcpu->arch.tsc_catchup = 1;
c285545f 2813 }
e12c8f36
WL		 2814 if (kvm_lapic_hv_timer_in_use(vcpu) &&
2815 kvm_x86_ops->set_hv_timer(vcpu,
498f8162 2816 kvm_get_lapic_target_expiration_tsc(vcpu)))
e12c8f36 2817 kvm_lapic_switch_to_sw_timer(vcpu);
d98d07ca
MT		 2818 /*
2819 * On a host with synchronized TSC, there is no need to update
2820 * kvmclock on vcpu->cpu migration
2821 */
2822 if (!vcpu->kvm->arch.use_master_clock || vcpu->cpu == -1)
0061d53d 2823 kvm_make_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu);
c285545f
ZA		 2824 if (vcpu->cpu != cpu)
2825 kvm_migrate_timers(vcpu);
e48672fa 2826 vcpu->cpu = cpu;
6b7d7e76 2827 }
c9aaa895 2828
c9aaa895 2829 kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu);
313a3dc7
CO		 2830}
2831
0b9f6c46
PX		 2832static void kvm_steal_time_set_preempted(struct kvm_vcpu *vcpu)
2833{
2834 if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED))
2835 return;
2836
2837 vcpu->arch.st.steal.preempted = 1;
2838
2839 kvm_write_guest_offset_cached(vcpu->kvm, &vcpu->arch.st.stime,
2840 &vcpu->arch.st.steal.preempted,
2841 offsetof(struct kvm_steal_time, preempted),
2842 sizeof(vcpu->arch.st.steal.preempted));
2843}
2844
313a3dc7
CO		 2845void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu)
2846{
cc0d907c 2847 int idx;
931f261b
AA		 2848 /*
2849 * Disable page faults because we're in atomic context here.
2850 * kvm_write_guest_offset_cached() would call might_fault()
2851 * that relies on pagefault_disable() to tell if there's a
2852 * bug. NOTE: the write to guest memory may not go through if
2853 * during postcopy live migration or if there's heavy guest
2854 * paging.
2855 */
2856 pagefault_disable();
cc0d907c
AA		 2857 /*
2858 * kvm_memslots() will be called by
2859 * kvm_write_guest_offset_cached() so take the srcu lock.
2860 */
2861 idx = srcu_read_lock(&vcpu->kvm->srcu);
0b9f6c46 2862 kvm_steal_time_set_preempted(vcpu);
cc0d907c 2863 srcu_read_unlock(&vcpu->kvm->srcu, idx);
931f261b 2864 pagefault_enable();
02daab21 2865 kvm_x86_ops->vcpu_put(vcpu);
1c11e713 2866 kvm_put_guest_fpu(vcpu);
4ea1636b 2867 vcpu->arch.last_host_tsc = rdtsc();
313a3dc7
CO		 2868}
2869
313a3dc7
CO		 2870static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu,
2871 struct kvm_lapic_state *s)
2872{
d62caabb
AS		 2873 if (vcpu->arch.apicv_active)
2874 kvm_x86_ops->sync_pir_to_irr(vcpu);
2875
a92e2543 2876 return kvm_apic_get_state(vcpu, s);
313a3dc7
CO		 2877}
2878
2879static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu,
2880 struct kvm_lapic_state *s)
2881{
a92e2543
RK		 2882 int r;
2883
2884 r = kvm_apic_set_state(vcpu, s);
2885 if (r)
2886 return r;
cb142eb7 2887 update_cr8_intercept(vcpu);
313a3dc7
CO		 2888
2889 return 0;
2890}
2891
127a457a
MG		 2892static int kvm_cpu_accept_dm_intr(struct kvm_vcpu *vcpu)
2893{
2894 return (!lapic_in_kernel(vcpu) ||
2895 kvm_apic_accept_pic_intr(vcpu));
2896}
2897
782d422b
MG		 2898/*
2899 * if userspace requested an interrupt window, check that the
2900 * interrupt window is open.
2901 *
2902 * No need to exit to userspace if we already have an interrupt queued.
2903 */
2904static int kvm_vcpu_ready_for_interrupt_injection(struct kvm_vcpu *vcpu)
2905{
2906 return kvm_arch_interrupt_allowed(vcpu) &&
2907 !kvm_cpu_has_interrupt(vcpu) &&
2908 !kvm_event_needs_reinjection(vcpu) &&
2909 kvm_cpu_accept_dm_intr(vcpu);
2910}
2911
f77bc6a4
ZX		 2912static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu,
2913 struct kvm_interrupt *irq)
2914{
02cdb50f 2915 if (irq->irq >= KVM_NR_INTERRUPTS)
f77bc6a4 2916 return -EINVAL;
1c1a9ce9
SR		 2917
2918 if (!irqchip_in_kernel(vcpu->kvm)) {
2919 kvm_queue_interrupt(vcpu, irq->irq, false);
2920 kvm_make_request(KVM_REQ_EVENT, vcpu);
2921 return 0;
2922 }
2923
2924 /*
2925 * With in-kernel LAPIC, we only use this to inject EXTINT, so
2926 * fail for in-kernel 8259.
2927 */
2928 if (pic_in_kernel(vcpu->kvm))
f77bc6a4 2929 return -ENXIO;
f77bc6a4 2930
1c1a9ce9
SR		 2931 if (vcpu->arch.pending_external_vector != -1)
2932 return -EEXIST;
f77bc6a4 2933
1c1a9ce9 2934 vcpu->arch.pending_external_vector = irq->irq;
934bf653 2935 kvm_make_request(KVM_REQ_EVENT, vcpu);
f77bc6a4
ZX		 2936 return 0;
2937}
2938
c4abb7c9
JK		 2939static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu)
2940{
c4abb7c9 2941 kvm_inject_nmi(vcpu);
c4abb7c9
JK		 2942
2943 return 0;
2944}
2945
f077825a
PB		 2946static int kvm_vcpu_ioctl_smi(struct kvm_vcpu *vcpu)
2947{
64d60670
PB		 2948 kvm_make_request(KVM_REQ_SMI, vcpu);
2949
f077825a
PB		 2950 return 0;
2951}
2952
b209749f
AK		 2953static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu,
2954 struct kvm_tpr_access_ctl *tac)
2955{
2956 if (tac->flags)
2957 return -EINVAL;
2958 vcpu->arch.tpr_access_reporting = !!tac->enabled;
2959 return 0;
2960}
2961
890ca9ae
HY		 2962static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu,
2963 u64 mcg_cap)
2964{
2965 int r;
2966 unsigned bank_num = mcg_cap & 0xff, bank;
2967
2968 r = -EINVAL;
a9e38c3e 2969 if (!bank_num || bank_num >= KVM_MAX_MCE_BANKS)
890ca9ae 2970 goto out;
c45dcc71 2971 if (mcg_cap & ~(kvm_mce_cap_supported | 0xff | 0xff0000))
890ca9ae
HY		 2972 goto out;
2973 r = 0;
2974 vcpu->arch.mcg_cap = mcg_cap;
2975 /* Init IA32_MCG_CTL to all 1s */
2976 if (mcg_cap & MCG_CTL_P)
2977 vcpu->arch.mcg_ctl = ~(u64)0;
2978 /* Init IA32_MCi_CTL to all 1s */
2979 for (bank = 0; bank < bank_num; bank++)
2980 vcpu->arch.mce_banks[bank*4] = ~(u64)0;
c45dcc71
AR		 2981
2982 if (kvm_x86_ops->setup_mce)
2983 kvm_x86_ops->setup_mce(vcpu);
890ca9ae
HY		 2984out:
2985 return r;
2986}
2987
2988static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu,
2989 struct kvm_x86_mce *mce)
2990{
2991 u64 mcg_cap = vcpu->arch.mcg_cap;
2992 unsigned bank_num = mcg_cap & 0xff;
2993 u64 *banks = vcpu->arch.mce_banks;
2994
2995 if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL))
2996 return -EINVAL;
2997 /*
2998 * if IA32_MCG_CTL is not all 1s, the uncorrected error
2999 * reporting is disabled
3000 */
3001 if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) &&
3002 vcpu->arch.mcg_ctl != ~(u64)0)
3003 return 0;
3004 banks += 4 * mce->bank;
3005 /*
3006 * if IA32_MCi_CTL is not all 1s, the uncorrected error
3007 * reporting is disabled for the bank
3008 */
3009 if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0)
3010 return 0;
3011 if (mce->status & MCI_STATUS_UC) {
3012 if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) ||
fc78f519 3013 !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) {
a8eeb04a 3014 kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu);
890ca9ae
HY		 3015 return 0;
3016 }
3017 if (banks[1] & MCI_STATUS_VAL)
3018 mce->status |= MCI_STATUS_OVER;
3019 banks[2] = mce->addr;
3020 banks[3] = mce->misc;
3021 vcpu->arch.mcg_status = mce->mcg_status;
3022 banks[1] = mce->status;
3023 kvm_queue_exception(vcpu, MC_VECTOR);
3024 } else if (!(banks[1] & MCI_STATUS_VAL)
3025 || !(banks[1] & MCI_STATUS_UC)) {
3026 if (banks[1] & MCI_STATUS_VAL)
3027 mce->status |= MCI_STATUS_OVER;
3028 banks[2] = mce->addr;
3029 banks[3] = mce->misc;
3030 banks[1] = mce->status;
3031 } else
3032 banks[1] |= MCI_STATUS_OVER;
3033 return 0;
3034}
3035
3cfc3092
JK		 3036static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu,
3037 struct kvm_vcpu_events *events)
3038{
7460fb4a 3039 process_nmi(vcpu);
03b82a30
JK		 3040 events->exception.injected =
3041 vcpu->arch.exception.pending &&
3042 !kvm_exception_is_soft(vcpu->arch.exception.nr);
3cfc3092
JK		 3043 events->exception.nr = vcpu->arch.exception.nr;
3044 events->exception.has_error_code = vcpu->arch.exception.has_error_code;
97e69aa6 3045 events->exception.pad = 0;
3cfc3092
JK		 3046 events->exception.error_code = vcpu->arch.exception.error_code;
3047
03b82a30
JK		 3048 events->interrupt.injected =
3049 vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft;
3cfc3092 3050 events->interrupt.nr = vcpu->arch.interrupt.nr;
03b82a30 3051 events->interrupt.soft = 0;
37ccdcbe 3052 events->interrupt.shadow = kvm_x86_ops->get_interrupt_shadow(vcpu);
3cfc3092
JK		 3053
3054 events->nmi.injected = vcpu->arch.nmi_injected;
7460fb4a 3055 events->nmi.pending = vcpu->arch.nmi_pending != 0;
3cfc3092 3056 events->nmi.masked = kvm_x86_ops->get_nmi_mask(vcpu);
97e69aa6 3057 events->nmi.pad = 0;
3cfc3092 3058
66450a21 3059 events->sipi_vector = 0; /* never valid when reporting to user space */
3cfc3092 3060
f077825a
PB		 3061 events->smi.smm = is_smm(vcpu);
3062 events->smi.pending = vcpu->arch.smi_pending;
3063 events->smi.smm_inside_nmi =
3064 !!(vcpu->arch.hflags & HF_SMM_INSIDE_NMI_MASK);
3065 events->smi.latched_init = kvm_lapic_latched_init(vcpu);
3066
dab4b911 3067 events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING
f077825a
PB		 3068 | KVM_VCPUEVENT_VALID_SHADOW
3069 | KVM_VCPUEVENT_VALID_SMM);
97e69aa6 3070 memset(&events->reserved, 0, sizeof(events->reserved));
3cfc3092
JK		 3071}
3072
6ef4e07e
XG		 3073static void kvm_set_hflags(struct kvm_vcpu *vcpu, unsigned emul_flags);
3074
3cfc3092
JK		 3075static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu,
3076 struct kvm_vcpu_events *events)
3077{
dab4b911 3078 if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING
48005f64 3079 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
f077825a
PB		 3080 | KVM_VCPUEVENT_VALID_SHADOW
3081 | KVM_VCPUEVENT_VALID_SMM))
3cfc3092
JK		 3082 return -EINVAL;
3083
78e546c8
PB		 3084 if (events->exception.injected &&
3085 (events->exception.nr > 31 || events->exception.nr == NMI_VECTOR))
3086 return -EINVAL;
3087
7460fb4a 3088 process_nmi(vcpu);
3cfc3092
JK		 3089 vcpu->arch.exception.pending = events->exception.injected;
3090 vcpu->arch.exception.nr = events->exception.nr;
3091 vcpu->arch.exception.has_error_code = events->exception.has_error_code;
3092 vcpu->arch.exception.error_code = events->exception.error_code;
3093
3094 vcpu->arch.interrupt.pending = events->interrupt.injected;
3095 vcpu->arch.interrupt.nr = events->interrupt.nr;
3096 vcpu->arch.interrupt.soft = events->interrupt.soft;
48005f64
JK		 3097 if (events->flags & KVM_VCPUEVENT_VALID_SHADOW)
3098 kvm_x86_ops->set_interrupt_shadow(vcpu,
3099 events->interrupt.shadow);
3cfc3092
JK		 3100
3101 vcpu->arch.nmi_injected = events->nmi.injected;
dab4b911
JK		 3102 if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING)
3103 vcpu->arch.nmi_pending = events->nmi.pending;
3cfc3092
JK		 3104 kvm_x86_ops->set_nmi_mask(vcpu, events->nmi.masked);
3105
66450a21 3106 if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR &&
bce87cce 3107 lapic_in_kernel(vcpu))
66450a21 3108 vcpu->arch.apic->sipi_vector = events->sipi_vector;
3cfc3092 3109
f077825a 3110 if (events->flags & KVM_VCPUEVENT_VALID_SMM) {
6ef4e07e 3111 u32 hflags = vcpu->arch.hflags;
f077825a 3112 if (events->smi.smm)
6ef4e07e 3113 hflags |= HF_SMM_MASK;
f077825a 3114 else
6ef4e07e
XG		 3115 hflags &= ~HF_SMM_MASK;
3116 kvm_set_hflags(vcpu, hflags);
3117
f077825a
PB		 3118 vcpu->arch.smi_pending = events->smi.pending;
3119 if (events->smi.smm_inside_nmi)
3120 vcpu->arch.hflags |= HF_SMM_INSIDE_NMI_MASK;
3121 else
3122 vcpu->arch.hflags &= ~HF_SMM_INSIDE_NMI_MASK;
bce87cce 3123 if (lapic_in_kernel(vcpu)) {
f077825a
PB		 3124 if (events->smi.latched_init)
3125 set_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events);
3126 else
3127 clear_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events);
3128 }
3129 }
3130
3842d135
AK		 3131 kvm_make_request(KVM_REQ_EVENT, vcpu);
3132
3cfc3092
JK		 3133 return 0;
3134}
3135
a1efbe77
JK		 3136static void kvm_vcpu_ioctl_x86_get_debugregs(struct kvm_vcpu *vcpu,
3137 struct kvm_debugregs *dbgregs)
3138{
73aaf249
JK		 3139 unsigned long val;
3140
a1efbe77 3141 memcpy(dbgregs->db, vcpu->arch.db, sizeof(vcpu->arch.db));
16f8a6f9 3142 kvm_get_dr(vcpu, 6, &val);
73aaf249 3143 dbgregs->dr6 = val;
a1efbe77
JK		 3144 dbgregs->dr7 = vcpu->arch.dr7;
3145 dbgregs->flags = 0;
97e69aa6 3146 memset(&dbgregs->reserved, 0, sizeof(dbgregs->reserved));
a1efbe77
JK		 3147}
3148
3149static int kvm_vcpu_ioctl_x86_set_debugregs(struct kvm_vcpu *vcpu,
3150 struct kvm_debugregs *dbgregs)
3151{
3152 if (dbgregs->flags)
3153 return -EINVAL;
3154
d14bdb55
PB		 3155 if (dbgregs->dr6 & ~0xffffffffull)
3156 return -EINVAL;
3157 if (dbgregs->dr7 & ~0xffffffffull)
3158 return -EINVAL;
3159
a1efbe77 3160 memcpy(vcpu->arch.db, dbgregs->db, sizeof(vcpu->arch.db));
ae561ede 3161 kvm_update_dr0123(vcpu);
a1efbe77 3162 vcpu->arch.dr6 = dbgregs->dr6;
73aaf249 3163 kvm_update_dr6(vcpu);
a1efbe77 3164 vcpu->arch.dr7 = dbgregs->dr7;
9926c9fd 3165 kvm_update_dr7(vcpu);
a1efbe77 3166
a1efbe77
JK		 3167 return 0;
3168}
3169
df1daba7
PB		 3170#define XSTATE_COMPACTION_ENABLED (1ULL << 63)
3171
3172static void fill_xsave(u8 *dest, struct kvm_vcpu *vcpu)
3173{
c47ada30 3174 struct xregs_state *xsave = &vcpu->arch.guest_fpu.state.xsave;
400e4b20 3175 u64 xstate_bv = xsave->header.xfeatures;
df1daba7
PB		 3176 u64 valid;
3177
3178 /*
3179 * Copy legacy XSAVE area, to avoid complications with CPUID
3180 * leaves 0 and 1 in the loop below.
3181 */
3182 memcpy(dest, xsave, XSAVE_HDR_OFFSET);
3183
3184 /* Set XSTATE_BV */
3185 *(u64 *)(dest + XSAVE_HDR_OFFSET) = xstate_bv;
3186
3187 /*
3188 * Copy each region from the possibly compacted offset to the
3189 * non-compacted offset.
3190 */
d91cab78 3191 valid = xstate_bv & ~XFEATURE_MASK_FPSSE;
df1daba7
PB		 3192 while (valid) {
3193 u64 feature = valid & -valid;
3194 int index = fls64(feature) - 1;
3195 void *src = get_xsave_addr(xsave, feature);
3196
3197 if (src) {
3198 u32 size, offset, ecx, edx;
3199 cpuid_count(XSTATE_CPUID, index,
3200 &size, &offset, &ecx, &edx);
3201 memcpy(dest + offset, src, size);
3202 }
3203
3204 valid -= feature;
3205 }
3206}
3207
3208static void load_xsave(struct kvm_vcpu *vcpu, u8 *src)
3209{
c47ada30 3210 struct xregs_state *xsave = &vcpu->arch.guest_fpu.state.xsave;
df1daba7
PB		 3211 u64 xstate_bv = *(u64 *)(src + XSAVE_HDR_OFFSET);
3212 u64 valid;
3213
3214 /*
3215 * Copy legacy XSAVE area, to avoid complications with CPUID
3216 * leaves 0 and 1 in the loop below.
3217 */
3218 memcpy(xsave, src, XSAVE_HDR_OFFSET);
3219
3220 /* Set XSTATE_BV and possibly XCOMP_BV. */
400e4b20 3221 xsave->header.xfeatures = xstate_bv;
782511b0 3222 if (boot_cpu_has(X86_FEATURE_XSAVES))
3a54450b 3223 xsave->header.xcomp_bv = host_xcr0 | XSTATE_COMPACTION_ENABLED;
df1daba7
PB		 3224
3225 /*
3226 * Copy each region from the non-compacted offset to the
3227 * possibly compacted offset.
3228 */
d91cab78 3229 valid = xstate_bv & ~XFEATURE_MASK_FPSSE;
df1daba7
PB		 3230 while (valid) {
3231 u64 feature = valid & -valid;
3232 int index = fls64(feature) - 1;
3233 void *dest = get_xsave_addr(xsave, feature);
3234
3235 if (dest) {
3236 u32 size, offset, ecx, edx;
3237 cpuid_count(XSTATE_CPUID, index,
3238 &size, &offset, &ecx, &edx);
3239 memcpy(dest, src + offset, size);
ee4100da 3240 }
df1daba7
PB		 3241
3242 valid -= feature;
3243 }
3244}
3245
2d5b5a66
SY		 3246static void kvm_vcpu_ioctl_x86_get_xsave(struct kvm_vcpu *vcpu,
3247 struct kvm_xsave *guest_xsave)
3248{
d366bf7e 3249 if (boot_cpu_has(X86_FEATURE_XSAVE)) {
df1daba7
PB		 3250 memset(guest_xsave, 0, sizeof(struct kvm_xsave));
3251 fill_xsave((u8 *) guest_xsave->region, vcpu);
4344ee98 3252 } else {
2d5b5a66 3253 memcpy(guest_xsave->region,
7366ed77 3254 &vcpu->arch.guest_fpu.state.fxsave,
c47ada30 3255 sizeof(struct fxregs_state));
2d5b5a66 3256 *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)] =
d91cab78 3257 XFEATURE_MASK_FPSSE;
2d5b5a66
SY		 3258 }
3259}
3260
3261static int kvm_vcpu_ioctl_x86_set_xsave(struct kvm_vcpu *vcpu,
3262 struct kvm_xsave *guest_xsave)
3263{
3264 u64 xstate_bv =
3265 *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)];
3266
d366bf7e 3267 if (boot_cpu_has(X86_FEATURE_XSAVE)) {
d7876f1b
PB		 3268 /*
3269 * Here we allow setting states that are not present in
3270 * CPUID leaf 0xD, index 0, EDX:EAX. This is for compatibility
3271 * with old userspace.
3272 */
4ff41732 3273 if (xstate_bv & ~kvm_supported_xcr0())
d7876f1b 3274 return -EINVAL;
df1daba7 3275 load_xsave(vcpu, (u8 *)guest_xsave->region);
d7876f1b 3276 } else {
d91cab78 3277 if (xstate_bv & ~XFEATURE_MASK_FPSSE)
2d5b5a66 3278 return -EINVAL;
7366ed77 3279 memcpy(&vcpu->arch.guest_fpu.state.fxsave,
c47ada30 3280 guest_xsave->region, sizeof(struct fxregs_state));
2d5b5a66
SY		 3281 }
3282 return 0;
3283}
3284
3285static void kvm_vcpu_ioctl_x86_get_xcrs(struct kvm_vcpu *vcpu,
3286 struct kvm_xcrs *guest_xcrs)
3287{
d366bf7e 3288 if (!boot_cpu_has(X86_FEATURE_XSAVE)) {
2d5b5a66
SY		 3289 guest_xcrs->nr_xcrs = 0;
3290 return;
3291 }
3292
3293 guest_xcrs->nr_xcrs = 1;
3294 guest_xcrs->flags = 0;
3295 guest_xcrs->xcrs[0].xcr = XCR_XFEATURE_ENABLED_MASK;
3296 guest_xcrs->xcrs[0].value = vcpu->arch.xcr0;
3297}
3298
3299static int kvm_vcpu_ioctl_x86_set_xcrs(struct kvm_vcpu *vcpu,
3300 struct kvm_xcrs *guest_xcrs)
3301{
3302 int i, r = 0;
3303
d366bf7e 3304 if (!boot_cpu_has(X86_FEATURE_XSAVE))
2d5b5a66
SY		 3305 return -EINVAL;
3306
3307 if (guest_xcrs->nr_xcrs > KVM_MAX_XCRS || guest_xcrs->flags)
3308 return -EINVAL;
3309
3310 for (i = 0; i < guest_xcrs->nr_xcrs; i++)
3311 /* Only support XCR0 currently */
c67a04cb 3312 if (guest_xcrs->xcrs[i].xcr == XCR_XFEATURE_ENABLED_MASK) {
2d5b5a66 3313 r = __kvm_set_xcr(vcpu, XCR_XFEATURE_ENABLED_MASK,
c67a04cb 3314 guest_xcrs->xcrs[i].value);
2d5b5a66
SY		 3315 break;
3316 }
3317 if (r)
3318 r = -EINVAL;
3319 return r;
3320}
3321
1c0b28c2
EM		 3322/*
3323 * kvm_set_guest_paused() indicates to the guest kernel that it has been
3324 * stopped by the hypervisor. This function will be called from the host only.
3325 * EINVAL is returned when the host attempts to set the flag for a guest that
3326 * does not support pv clocks.
3327 */
3328static int kvm_set_guest_paused(struct kvm_vcpu *vcpu)
3329{
0b79459b 3330 if (!vcpu->arch.pv_time_enabled)
1c0b28c2 3331 return -EINVAL;
51d59c6b 3332 vcpu->arch.pvclock_set_guest_stopped_request = true;
1c0b28c2
EM		 3333 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
3334 return 0;
3335}
3336
5c919412
AS		 3337static int kvm_vcpu_ioctl_enable_cap(struct kvm_vcpu *vcpu,
3338 struct kvm_enable_cap *cap)
3339{
3340 if (cap->flags)
3341 return -EINVAL;
3342
3343 switch (cap->cap) {
3344 case KVM_CAP_HYPERV_SYNIC:
546d87e5
WL		 3345 if (!irqchip_in_kernel(vcpu->kvm))
3346 return -EINVAL;
5c919412
AS		 3347 return kvm_hv_activate_synic(vcpu);
3348 default:
3349 return -EINVAL;
3350 }
3351}
3352
313a3dc7
CO		 3353long kvm_arch_vcpu_ioctl(struct file *filp,
3354 unsigned int ioctl, unsigned long arg)
3355{
3356 struct kvm_vcpu *vcpu = filp->private_data;
3357 void __user *argp = (void __user *)arg;
3358 int r;
d1ac91d8
AK		 3359 union {
3360 struct kvm_lapic_state *lapic;
3361 struct kvm_xsave *xsave;
3362 struct kvm_xcrs *xcrs;
3363 void *buffer;
3364 } u;
3365
3366 u.buffer = NULL;
313a3dc7
CO		 3367 switch (ioctl) {
3368 case KVM_GET_LAPIC: {
2204ae3c 3369 r = -EINVAL;
bce87cce 3370 if (!lapic_in_kernel(vcpu))
2204ae3c 3371 goto out;
d1ac91d8 3372 u.lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
313a3dc7 3373
b772ff36 3374 r = -ENOMEM;
d1ac91d8 3375 if (!u.lapic)
b772ff36 3376 goto out;
d1ac91d8 3377 r = kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic);
313a3dc7
CO		 3378 if (r)
3379 goto out;
3380 r = -EFAULT;
d1ac91d8 3381 if (copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state)))
313a3dc7
CO		 3382 goto out;
3383 r = 0;
3384 break;
3385 }
3386 case KVM_SET_LAPIC: {
2204ae3c 3387 r = -EINVAL;
bce87cce 3388 if (!lapic_in_kernel(vcpu))
2204ae3c 3389 goto out;
ff5c2c03 3390 u.lapic = memdup_user(argp, sizeof(*u.lapic));
18595411
GC		 3391 if (IS_ERR(u.lapic))
3392 return PTR_ERR(u.lapic);
ff5c2c03 3393
d1ac91d8 3394 r = kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic);
313a3dc7
CO		 3395 break;
3396 }
f77bc6a4
ZX		 3397 case KVM_INTERRUPT: {
3398 struct kvm_interrupt irq;
3399
3400 r = -EFAULT;
3401 if (copy_from_user(&irq, argp, sizeof irq))
3402 goto out;
3403 r = kvm_vcpu_ioctl_interrupt(vcpu, &irq);
f77bc6a4
ZX		 3404 break;
3405 }
c4abb7c9
JK		 3406 case KVM_NMI: {
3407 r = kvm_vcpu_ioctl_nmi(vcpu);
c4abb7c9
JK		 3408 break;
3409 }
f077825a
PB		 3410 case KVM_SMI: {
3411 r = kvm_vcpu_ioctl_smi(vcpu);
3412 break;
3413 }
313a3dc7
CO		 3414 case KVM_SET_CPUID: {
3415 struct kvm_cpuid __user *cpuid_arg = argp;
3416 struct kvm_cpuid cpuid;
3417
3418 r = -EFAULT;
3419 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3420 goto out;
3421 r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries);
313a3dc7
CO		 3422 break;
3423 }
07716717
DK		 3424 case KVM_SET_CPUID2: {
3425 struct kvm_cpuid2 __user *cpuid_arg = argp;
3426 struct kvm_cpuid2 cpuid;
3427
3428 r = -EFAULT;
3429 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3430 goto out;
3431 r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,
19355475 3432 cpuid_arg->entries);
07716717
DK		 3433 break;
3434 }
3435 case KVM_GET_CPUID2: {
3436 struct kvm_cpuid2 __user *cpuid_arg = argp;
3437 struct kvm_cpuid2 cpuid;
3438
3439 r = -EFAULT;
3440 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3441 goto out;
3442 r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,
19355475 3443 cpuid_arg->entries);
07716717
DK		 3444 if (r)
3445 goto out;
3446 r = -EFAULT;
3447 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
3448 goto out;
3449 r = 0;
3450 break;
3451 }
313a3dc7 3452 case KVM_GET_MSRS:
609e36d3 3453 r = msr_io(vcpu, argp, do_get_msr, 1);
313a3dc7
CO		 3454 break;
3455 case KVM_SET_MSRS:
3456 r = msr_io(vcpu, argp, do_set_msr, 0);
3457 break;
b209749f
AK		 3458 case KVM_TPR_ACCESS_REPORTING: {
3459 struct kvm_tpr_access_ctl tac;
3460
3461 r = -EFAULT;
3462 if (copy_from_user(&tac, argp, sizeof tac))
3463 goto out;
3464 r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac);
3465 if (r)
3466 goto out;
3467 r = -EFAULT;
3468 if (copy_to_user(argp, &tac, sizeof tac))
3469 goto out;
3470 r = 0;
3471 break;
3472 };
b93463aa
AK		 3473 case KVM_SET_VAPIC_ADDR: {
3474 struct kvm_vapic_addr va;
7301d6ab 3475 int idx;
b93463aa
AK		 3476
3477 r = -EINVAL;
35754c98 3478 if (!lapic_in_kernel(vcpu))
b93463aa
AK		 3479 goto out;
3480 r = -EFAULT;
3481 if (copy_from_user(&va, argp, sizeof va))
3482 goto out;
7301d6ab 3483 idx = srcu_read_lock(&vcpu->kvm->srcu);
fda4e2e8 3484 r = kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr);
7301d6ab 3485 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b93463aa
AK		 3486 break;
3487 }
890ca9ae
HY		 3488 case KVM_X86_SETUP_MCE: {
3489 u64 mcg_cap;
3490
3491 r = -EFAULT;
3492 if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap))
3493 goto out;
3494 r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap);
3495 break;
3496 }
3497 case KVM_X86_SET_MCE: {
3498 struct kvm_x86_mce mce;
3499
3500 r = -EFAULT;
3501 if (copy_from_user(&mce, argp, sizeof mce))
3502 goto out;
3503 r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce);
3504 break;
3505 }
3cfc3092
JK		 3506 case KVM_GET_VCPU_EVENTS: {
3507 struct kvm_vcpu_events events;
3508
3509 kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events);
3510
3511 r = -EFAULT;
3512 if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events)))
3513 break;
3514 r = 0;
3515 break;
3516 }
3517 case KVM_SET_VCPU_EVENTS: {
3518 struct kvm_vcpu_events events;
3519
3520 r = -EFAULT;
3521 if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events)))
3522 break;
3523
3524 r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events);
3525 break;
3526 }
a1efbe77
JK		 3527 case KVM_GET_DEBUGREGS: {
3528 struct kvm_debugregs dbgregs;
3529
3530 kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs);
3531
3532 r = -EFAULT;
3533 if (copy_to_user(argp, &dbgregs,
3534 sizeof(struct kvm_debugregs)))
3535 break;
3536 r = 0;
3537 break;
3538 }
3539 case KVM_SET_DEBUGREGS: {
3540 struct kvm_debugregs dbgregs;
3541
3542 r = -EFAULT;
3543 if (copy_from_user(&dbgregs, argp,
3544 sizeof(struct kvm_debugregs)))
3545 break;
3546
3547 r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs);
3548 break;
3549 }
2d5b5a66 3550 case KVM_GET_XSAVE: {
d1ac91d8 3551 u.xsave = kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL);
2d5b5a66 3552 r = -ENOMEM;
d1ac91d8 3553 if (!u.xsave)
2d5b5a66
SY		 3554 break;
3555
d1ac91d8 3556 kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave);
2d5b5a66
SY		 3557
3558 r = -EFAULT;
d1ac91d8 3559 if (copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave)))
2d5b5a66
SY		 3560 break;
3561 r = 0;
3562 break;
3563 }
3564 case KVM_SET_XSAVE: {
ff5c2c03 3565 u.xsave = memdup_user(argp, sizeof(*u.xsave));
18595411
GC		 3566 if (IS_ERR(u.xsave))
3567 return PTR_ERR(u.xsave);
2d5b5a66 3568
d1ac91d8 3569 r = kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave);
2d5b5a66
SY		 3570 break;
3571 }
3572 case KVM_GET_XCRS: {
d1ac91d8 3573 u.xcrs = kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL);
2d5b5a66 3574 r = -ENOMEM;
d1ac91d8 3575 if (!u.xcrs)
2d5b5a66
SY		 3576 break;
3577
d1ac91d8 3578 kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs);
2d5b5a66
SY		 3579
3580 r = -EFAULT;
d1ac91d8 3581 if (copy_to_user(argp, u.xcrs,
2d5b5a66
SY		 3582 sizeof(struct kvm_xcrs)))
3583 break;
3584 r = 0;
3585 break;
3586 }
3587 case KVM_SET_XCRS: {
ff5c2c03 3588 u.xcrs = memdup_user(argp, sizeof(*u.xcrs));
18595411
GC		 3589 if (IS_ERR(u.xcrs))
3590 return PTR_ERR(u.xcrs);
2d5b5a66 3591
d1ac91d8 3592 r = kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs);
2d5b5a66
SY		 3593 break;
3594 }
92a1f12d
JR		 3595 case KVM_SET_TSC_KHZ: {
3596 u32 user_tsc_khz;
3597
3598 r = -EINVAL;
92a1f12d
JR		 3599 user_tsc_khz = (u32)arg;
3600
3601 if (user_tsc_khz >= kvm_max_guest_tsc_khz)
3602 goto out;
3603
cc578287
ZA		 3604 if (user_tsc_khz == 0)
3605 user_tsc_khz = tsc_khz;
3606
381d585c
HZ		 3607 if (!kvm_set_tsc_khz(vcpu, user_tsc_khz))
3608 r = 0;
92a1f12d 3609
92a1f12d
JR		 3610 goto out;
3611 }
3612 case KVM_GET_TSC_KHZ: {
cc578287 3613 r = vcpu->arch.virtual_tsc_khz;
92a1f12d
JR		 3614 goto out;
3615 }
1c0b28c2
EM		 3616 case KVM_KVMCLOCK_CTRL: {
3617 r = kvm_set_guest_paused(vcpu);
3618 goto out;
3619 }
5c919412
AS		 3620 case KVM_ENABLE_CAP: {
3621 struct kvm_enable_cap cap;
3622
3623 r = -EFAULT;
3624 if (copy_from_user(&cap, argp, sizeof(cap)))
3625 goto out;
3626 r = kvm_vcpu_ioctl_enable_cap(vcpu, &cap);
3627 break;
3628 }
313a3dc7
CO		 3629 default:
3630 r = -EINVAL;
3631 }
3632out:
d1ac91d8 3633 kfree(u.buffer);
313a3dc7
CO		 3634 return r;
3635}
3636
5b1c1493
CO		 3637int kvm_arch_vcpu_fault(struct kvm_vcpu *vcpu, struct vm_fault *vmf)
3638{
3639 return VM_FAULT_SIGBUS;
3640}
3641
1fe779f8
CO		 3642static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr)
3643{
3644 int ret;
3645
3646 if (addr > (unsigned int)(-3 * PAGE_SIZE))
951179ce 3647 return -EINVAL;
1fe779f8
CO		 3648 ret = kvm_x86_ops->set_tss_addr(kvm, addr);
3649 return ret;
3650}
3651
b927a3ce
SY		 3652static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm,
3653 u64 ident_addr)
3654{
3655 kvm->arch.ept_identity_map_addr = ident_addr;
3656 return 0;
3657}
3658
1fe779f8
CO		 3659static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm,
3660 u32 kvm_nr_mmu_pages)
3661{
3662 if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES)
3663 return -EINVAL;
3664
79fac95e 3665 mutex_lock(&kvm->slots_lock);
1fe779f8
CO		 3666
3667 kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages);
f05e70ac 3668 kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages;
1fe779f8 3669
79fac95e 3670 mutex_unlock(&kvm->slots_lock);
1fe779f8
CO		 3671 return 0;
3672}
3673
3674static int kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm)
3675{
39de71ec 3676 return kvm->arch.n_max_mmu_pages;
1fe779f8
CO		 3677}
3678
1fe779f8
CO		 3679static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
3680{
3681 int r;
3682
3683 r = 0;
3684 switch (chip->chip_id) {
3685 case KVM_IRQCHIP_PIC_MASTER:
3686 memcpy(&chip->chip.pic,
3687 &pic_irqchip(kvm)->pics[0],
3688 sizeof(struct kvm_pic_state));
3689 break;
3690 case KVM_IRQCHIP_PIC_SLAVE:
3691 memcpy(&chip->chip.pic,
3692 &pic_irqchip(kvm)->pics[1],
3693 sizeof(struct kvm_pic_state));
3694 break;
3695 case KVM_IRQCHIP_IOAPIC:
eba0226b 3696 r = kvm_get_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 3697 break;
3698 default:
3699 r = -EINVAL;
3700 break;
3701 }
3702 return r;
3703}
3704
3705static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
3706{
3707 int r;
3708
3709 r = 0;
3710 switch (chip->chip_id) {
3711 case KVM_IRQCHIP_PIC_MASTER:
f4f51050 3712 spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3713 memcpy(&pic_irqchip(kvm)->pics[0],
3714 &chip->chip.pic,
3715 sizeof(struct kvm_pic_state));
f4f51050 3716 spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3717 break;
3718 case KVM_IRQCHIP_PIC_SLAVE:
f4f51050 3719 spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3720 memcpy(&pic_irqchip(kvm)->pics[1],
3721 &chip->chip.pic,
3722 sizeof(struct kvm_pic_state));
f4f51050 3723 spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3724 break;
3725 case KVM_IRQCHIP_IOAPIC:
eba0226b 3726 r = kvm_set_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 3727 break;
3728 default:
3729 r = -EINVAL;
3730 break;
3731 }
3732 kvm_pic_update_irq(pic_irqchip(kvm));
3733 return r;
3734}
3735
e0f63cb9
SY		 3736static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps)
3737{
34f3941c
RK		 3738 struct kvm_kpit_state *kps = &kvm->arch.vpit->pit_state;
3739
3740 BUILD_BUG_ON(sizeof(*ps) != sizeof(kps->channels));
3741
3742 mutex_lock(&kps->lock);
3743 memcpy(ps, &kps->channels, sizeof(*ps));
3744 mutex_unlock(&kps->lock);
2da29bcc 3745 return 0;
e0f63cb9
SY		 3746}
3747
3748static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps)
3749{
0185604c 3750 int i;
09edea72
RK		 3751 struct kvm_pit *pit = kvm->arch.vpit;
3752
3753 mutex_lock(&pit->pit_state.lock);
34f3941c 3754 memcpy(&pit->pit_state.channels, ps, sizeof(*ps));
0185604c 3755 for (i = 0; i < 3; i++)
09edea72
RK		 3756 kvm_pit_load_count(pit, i, ps->channels[i].count, 0);
3757 mutex_unlock(&pit->pit_state.lock);
2da29bcc 3758 return 0;
e9f42757
BK		 3759}
3760
3761static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
3762{
e9f42757
BK		 3763 mutex_lock(&kvm->arch.vpit->pit_state.lock);
3764 memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels,
3765 sizeof(ps->channels));
3766 ps->flags = kvm->arch.vpit->pit_state.flags;
3767 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
97e69aa6 3768 memset(&ps->reserved, 0, sizeof(ps->reserved));
2da29bcc 3769 return 0;
e9f42757
BK		 3770}
3771
3772static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
3773{
2da29bcc 3774 int start = 0;
0185604c 3775 int i;
e9f42757 3776 u32 prev_legacy, cur_legacy;
09edea72
RK		 3777 struct kvm_pit *pit = kvm->arch.vpit;
3778
3779 mutex_lock(&pit->pit_state.lock);
3780 prev_legacy = pit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY;
e9f42757
BK		 3781 cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY;
3782 if (!prev_legacy && cur_legacy)
3783 start = 1;
09edea72
RK		 3784 memcpy(&pit->pit_state.channels, &ps->channels,
3785 sizeof(pit->pit_state.channels));
3786 pit->pit_state.flags = ps->flags;
0185604c 3787 for (i = 0; i < 3; i++)
09edea72 3788 kvm_pit_load_count(pit, i, pit->pit_state.channels[i].count,
e5e57e7a 3789 start && i == 0);
09edea72 3790 mutex_unlock(&pit->pit_state.lock);
2da29bcc 3791 return 0;
e0f63cb9
SY		 3792}
3793
52d939a0
MT		 3794static int kvm_vm_ioctl_reinject(struct kvm *kvm,
3795 struct kvm_reinject_control *control)
3796{
71474e2f
RK		 3797 struct kvm_pit *pit = kvm->arch.vpit;
3798
3799 if (!pit)
52d939a0 3800 return -ENXIO;
b39c90b6 3801
71474e2f
RK		 3802 /* pit->pit_state.lock was overloaded to prevent userspace from getting
3803 * an inconsistent state after running multiple KVM_REINJECT_CONTROL
3804 * ioctls in parallel. Use a separate lock if that ioctl isn't rare.
3805 */
3806 mutex_lock(&pit->pit_state.lock);
3807 kvm_pit_set_reinject(pit, control->pit_reinject);
3808 mutex_unlock(&pit->pit_state.lock);
b39c90b6 3809
52d939a0
MT		 3810 return 0;
3811}
3812
95d4c16c 3813/**
60c34612
TY		 3814 * kvm_vm_ioctl_get_dirty_log - get and clear the log of dirty pages in a slot
3815 * @kvm: kvm instance
3816 * @log: slot id and address to which we copy the log
95d4c16c 3817 *
e108ff2f
PB		 3818 * Steps 1-4 below provide general overview of dirty page logging. See
3819 * kvm_get_dirty_log_protect() function description for additional details.
3820 *
3821 * We call kvm_get_dirty_log_protect() to handle steps 1-3, upon return we
3822 * always flush the TLB (step 4) even if previous step failed and the dirty
3823 * bitmap may be corrupt. Regardless of previous outcome the KVM logging API
3824 * does not preclude user space subsequent dirty log read. Flushing TLB ensures
3825 * writes will be marked dirty for next log read.
95d4c16c 3826 *
60c34612
TY		 3827 * 1. Take a snapshot of the bit and clear it if needed.
3828 * 2. Write protect the corresponding page.
e108ff2f
PB		 3829 * 3. Copy the snapshot to the userspace.
3830 * 4. Flush TLB's if needed.
5bb064dc 3831 */
60c34612 3832int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, struct kvm_dirty_log *log)
5bb064dc 3833{
60c34612 3834 bool is_dirty = false;
e108ff2f 3835 int r;
5bb064dc 3836
79fac95e 3837 mutex_lock(&kvm->slots_lock);
5bb064dc 3838
88178fd4
KH		 3839 /*
3840 * Flush potentially hardware-cached dirty pages to dirty_bitmap.
3841 */
3842 if (kvm_x86_ops->flush_log_dirty)
3843 kvm_x86_ops->flush_log_dirty(kvm);
3844
e108ff2f 3845 r = kvm_get_dirty_log_protect(kvm, log, &is_dirty);
198c74f4
XG		 3846
3847 /*
3848 * All the TLBs can be flushed out of mmu lock, see the comments in
3849 * kvm_mmu_slot_remove_write_access().
3850 */
e108ff2f 3851 lockdep_assert_held(&kvm->slots_lock);
198c74f4
XG		 3852 if (is_dirty)
3853 kvm_flush_remote_tlbs(kvm);
3854
79fac95e 3855 mutex_unlock(&kvm->slots_lock);
5bb064dc
ZX		 3856 return r;
3857}
3858
aa2fbe6d
YZ		 3859int kvm_vm_ioctl_irq_line(struct kvm *kvm, struct kvm_irq_level *irq_event,
3860 bool line_status)
23d43cf9
CD		 3861{
3862 if (!irqchip_in_kernel(kvm))
3863 return -ENXIO;
3864
3865 irq_event->status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,
aa2fbe6d
YZ		 3866 irq_event->irq, irq_event->level,
3867 line_status);
23d43cf9
CD		 3868 return 0;
3869}
3870
90de4a18
NA		 3871static int kvm_vm_ioctl_enable_cap(struct kvm *kvm,
3872 struct kvm_enable_cap *cap)
3873{
3874 int r;
3875
3876 if (cap->flags)
3877 return -EINVAL;
3878
3879 switch (cap->cap) {
3880 case KVM_CAP_DISABLE_QUIRKS:
3881 kvm->arch.disabled_quirks = cap->args[0];
3882 r = 0;
3883 break;
49df6397
SR		 3884 case KVM_CAP_SPLIT_IRQCHIP: {
3885 mutex_lock(&kvm->lock);
b053b2ae
SR		 3886 r = -EINVAL;
3887 if (cap->args[0] > MAX_NR_RESERVED_IOAPIC_PINS)
3888 goto split_irqchip_unlock;
49df6397
SR		 3889 r = -EEXIST;
3890 if (irqchip_in_kernel(kvm))
3891 goto split_irqchip_unlock;
557abc40 3892 if (kvm->created_vcpus)
49df6397
SR		 3893 goto split_irqchip_unlock;
3894 r = kvm_setup_empty_irq_routing(kvm);
3895 if (r)
3896 goto split_irqchip_unlock;
3897 /* Pairs with irqchip_in_kernel. */
3898 smp_wmb();
3899 kvm->arch.irqchip_split = true;
b053b2ae 3900 kvm->arch.nr_reserved_ioapic_pins = cap->args[0];
49df6397
SR		 3901 r = 0;
3902split_irqchip_unlock:
3903 mutex_unlock(&kvm->lock);
3904 break;
3905 }
37131313
RK		 3906 case KVM_CAP_X2APIC_API:
3907 r = -EINVAL;
3908 if (cap->args[0] & ~KVM_X2APIC_API_VALID_FLAGS)
3909 break;
3910
3911 if (cap->args[0] & KVM_X2APIC_API_USE_32BIT_IDS)
3912 kvm->arch.x2apic_format = true;
c519265f
RK		 3913 if (cap->args[0] & KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK)
3914 kvm->arch.x2apic_broadcast_quirk_disabled = true;
37131313
RK		 3915
3916 r = 0;
3917 break;
90de4a18
NA		 3918 default:
3919 r = -EINVAL;
3920 break;
3921 }
3922 return r;
3923}
3924
1fe779f8
CO		 3925long kvm_arch_vm_ioctl(struct file *filp,
3926 unsigned int ioctl, unsigned long arg)
3927{
3928 struct kvm *kvm = filp->private_data;
3929 void __user *argp = (void __user *)arg;
367e1319 3930 int r = -ENOTTY;
f0d66275
DH		 3931 /*
3932 * This union makes it completely explicit to gcc-3.x
3933 * that these two variables' stack usage should be
3934 * combined, not added together.
3935 */
3936 union {
3937 struct kvm_pit_state ps;
e9f42757 3938 struct kvm_pit_state2 ps2;
c5ff41ce 3939 struct kvm_pit_config pit_config;
f0d66275 3940 } u;
1fe779f8
CO		 3941
3942 switch (ioctl) {
3943 case KVM_SET_TSS_ADDR:
3944 r = kvm_vm_ioctl_set_tss_addr(kvm, arg);
1fe779f8 3945 break;
b927a3ce
SY		 3946 case KVM_SET_IDENTITY_MAP_ADDR: {
3947 u64 ident_addr;
3948
3949 r = -EFAULT;
3950 if (copy_from_user(&ident_addr, argp, sizeof ident_addr))
3951 goto out;
3952 r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr);
b927a3ce
SY		 3953 break;
3954 }
1fe779f8
CO		 3955 case KVM_SET_NR_MMU_PAGES:
3956 r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg);
1fe779f8
CO		 3957 break;
3958 case KVM_GET_NR_MMU_PAGES:
3959 r = kvm_vm_ioctl_get_nr_mmu_pages(kvm);
3960 break;
3ddea128
MT		 3961 case KVM_CREATE_IRQCHIP: {
3962 struct kvm_pic *vpic;
3963
3964 mutex_lock(&kvm->lock);
3965 r = -EEXIST;
3966 if (kvm->arch.vpic)
3967 goto create_irqchip_unlock;
3e515705 3968 r = -EINVAL;
557abc40 3969 if (kvm->created_vcpus)
3e515705 3970 goto create_irqchip_unlock;
1fe779f8 3971 r = -ENOMEM;
3ddea128
MT		 3972 vpic = kvm_create_pic(kvm);
3973 if (vpic) {
1fe779f8
CO		 3974 r = kvm_ioapic_init(kvm);
3975 if (r) {
175504cd 3976 mutex_lock(&kvm->slots_lock);
71ba994c 3977 kvm_destroy_pic(vpic);
175504cd 3978 mutex_unlock(&kvm->slots_lock);
3ddea128 3979 goto create_irqchip_unlock;
1fe779f8
CO		 3980 }
3981 } else
3ddea128 3982 goto create_irqchip_unlock;
399ec807
AK		 3983 r = kvm_setup_default_irq_routing(kvm);
3984 if (r) {
175504cd 3985 mutex_lock(&kvm->slots_lock);
3ddea128 3986 mutex_lock(&kvm->irq_lock);
72bb2fcd 3987 kvm_ioapic_destroy(kvm);
71ba994c 3988 kvm_destroy_pic(vpic);
3ddea128 3989 mutex_unlock(&kvm->irq_lock);
175504cd 3990 mutex_unlock(&kvm->slots_lock);
71ba994c 3991 goto create_irqchip_unlock;
399ec807 3992 }
71ba994c
PB		 3993 /* Write kvm->irq_routing before kvm->arch.vpic. */
3994 smp_wmb();
3995 kvm->arch.vpic = vpic;
3ddea128
MT		 3996 create_irqchip_unlock:
3997 mutex_unlock(&kvm->lock);
1fe779f8 3998 break;
3ddea128 3999 }
7837699f 4000 case KVM_CREATE_PIT:
c5ff41ce
JK		 4001 u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY;
4002 goto create_pit;
4003 case KVM_CREATE_PIT2:
4004 r = -EFAULT;
4005 if (copy_from_user(&u.pit_config, argp,
4006 sizeof(struct kvm_pit_config)))
4007 goto out;
4008 create_pit:
250715a6 4009 mutex_lock(&kvm->lock);
269e05e4
AK		 4010 r = -EEXIST;
4011 if (kvm->arch.vpit)
4012 goto create_pit_unlock;
7837699f 4013 r = -ENOMEM;
c5ff41ce 4014 kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags);
7837699f
SY		 4015 if (kvm->arch.vpit)
4016 r = 0;
269e05e4 4017 create_pit_unlock:
250715a6 4018 mutex_unlock(&kvm->lock);
7837699f 4019 break;
1fe779f8
CO		 4020 case KVM_GET_IRQCHIP: {
4021 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
ff5c2c03 4022 struct kvm_irqchip *chip;
1fe779f8 4023
ff5c2c03
SL		 4024 chip = memdup_user(argp, sizeof(*chip));
4025 if (IS_ERR(chip)) {
4026 r = PTR_ERR(chip);
1fe779f8 4027 goto out;
ff5c2c03
SL		 4028 }
4029
1fe779f8 4030 r = -ENXIO;
49df6397 4031 if (!irqchip_in_kernel(kvm) || irqchip_split(kvm))
f0d66275
DH		 4032 goto get_irqchip_out;
4033 r = kvm_vm_ioctl_get_irqchip(kvm, chip);
1fe779f8 4034 if (r)
f0d66275 4035 goto get_irqchip_out;
1fe779f8 4036 r = -EFAULT;
f0d66275
DH		 4037 if (copy_to_user(argp, chip, sizeof *chip))
4038 goto get_irqchip_out;
1fe779f8 4039 r = 0;
f0d66275
DH		 4040 get_irqchip_out:
4041 kfree(chip);
1fe779f8
CO		 4042 break;
4043 }
4044 case KVM_SET_IRQCHIP: {
4045 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
ff5c2c03 4046 struct kvm_irqchip *chip;
1fe779f8 4047
ff5c2c03
SL		 4048 chip = memdup_user(argp, sizeof(*chip));
4049 if (IS_ERR(chip)) {
4050 r = PTR_ERR(chip);
1fe779f8 4051 goto out;
ff5c2c03
SL		 4052 }
4053
1fe779f8 4054 r = -ENXIO;
49df6397 4055 if (!irqchip_in_kernel(kvm) || irqchip_split(kvm))
f0d66275
DH		 4056 goto set_irqchip_out;
4057 r = kvm_vm_ioctl_set_irqchip(kvm, chip);
1fe779f8 4058 if (r)
f0d66275 4059 goto set_irqchip_out;
1fe779f8 4060 r = 0;
f0d66275
DH		 4061 set_irqchip_out:
4062 kfree(chip);
1fe779f8
CO		 4063 break;
4064 }
e0f63cb9 4065 case KVM_GET_PIT: {
e0f63cb9 4066 r = -EFAULT;
f0d66275 4067 if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 4068 goto out;
4069 r = -ENXIO;
4070 if (!kvm->arch.vpit)
4071 goto out;
f0d66275 4072 r = kvm_vm_ioctl_get_pit(kvm, &u.ps);
e0f63cb9
SY		 4073 if (r)
4074 goto out;
4075 r = -EFAULT;
f0d66275 4076 if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 4077 goto out;
4078 r = 0;
4079 break;
4080 }
4081 case KVM_SET_PIT: {
e0f63cb9 4082 r = -EFAULT;
f0d66275 4083 if (copy_from_user(&u.ps, argp, sizeof u.ps))
e0f63cb9
SY		 4084 goto out;
4085 r = -ENXIO;
4086 if (!kvm->arch.vpit)
4087 goto out;
f0d66275 4088 r = kvm_vm_ioctl_set_pit(kvm, &u.ps);
e0f63cb9
SY		 4089 break;
4090 }
e9f42757
BK		 4091 case KVM_GET_PIT2: {
4092 r = -ENXIO;
4093 if (!kvm->arch.vpit)
4094 goto out;
4095 r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2);
4096 if (r)
4097 goto out;
4098 r = -EFAULT;
4099 if (copy_to_user(argp, &u.ps2, sizeof(u.ps2)))
4100 goto out;
4101 r = 0;
4102 break;
4103 }
4104 case KVM_SET_PIT2: {
4105 r = -EFAULT;
4106 if (copy_from_user(&u.ps2, argp, sizeof(u.ps2)))
4107 goto out;
4108 r = -ENXIO;
4109 if (!kvm->arch.vpit)
4110 goto out;
4111 r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2);
e9f42757
BK		 4112 break;
4113 }
52d939a0
MT		 4114 case KVM_REINJECT_CONTROL: {
4115 struct kvm_reinject_control control;
4116 r = -EFAULT;
4117 if (copy_from_user(&control, argp, sizeof(control)))
4118 goto out;
4119 r = kvm_vm_ioctl_reinject(kvm, &control);
52d939a0
MT		 4120 break;
4121 }
d71ba788
PB		 4122 case KVM_SET_BOOT_CPU_ID:
4123 r = 0;
4124 mutex_lock(&kvm->lock);
557abc40 4125 if (kvm->created_vcpus)
d71ba788
PB		 4126 r = -EBUSY;
4127 else
4128 kvm->arch.bsp_vcpu_id = arg;
4129 mutex_unlock(&kvm->lock);
4130 break;
ffde22ac
ES		 4131 case KVM_XEN_HVM_CONFIG: {
4132 r = -EFAULT;
4133 if (copy_from_user(&kvm->arch.xen_hvm_config, argp,
4134 sizeof(struct kvm_xen_hvm_config)))
4135 goto out;
4136 r = -EINVAL;
4137 if (kvm->arch.xen_hvm_config.flags)
4138 goto out;
4139 r = 0;
4140 break;
4141 }
afbcf7ab 4142 case KVM_SET_CLOCK: {
afbcf7ab
GC		 4143 struct kvm_clock_data user_ns;
4144 u64 now_ns;
afbcf7ab
GC		 4145
4146 r = -EFAULT;
4147 if (copy_from_user(&user_ns, argp, sizeof(user_ns)))
4148 goto out;
4149
4150 r = -EINVAL;
4151 if (user_ns.flags)
4152 goto out;
4153
4154 r = 0;
395c6b0a 4155 local_irq_disable();
108b249c
PB		 4156 now_ns = __get_kvmclock_ns(kvm);
4157 kvm->arch.kvmclock_offset += user_ns.clock - now_ns;
395c6b0a 4158 local_irq_enable();
2e762ff7 4159 kvm_gen_update_masterclock(kvm);
afbcf7ab
GC		 4160 break;
4161 }
4162 case KVM_GET_CLOCK: {
afbcf7ab
GC		 4163 struct kvm_clock_data user_ns;
4164 u64 now_ns;
4165
e3fd9a93
PB		 4166 local_irq_disable();
4167 now_ns = __get_kvmclock_ns(kvm);
108b249c 4168 user_ns.clock = now_ns;
e3fd9a93
PB		 4169 user_ns.flags = kvm->arch.use_master_clock ? KVM_CLOCK_TSC_STABLE : 0;
4170 local_irq_enable();
97e69aa6 4171 memset(&user_ns.pad, 0, sizeof(user_ns.pad));
afbcf7ab
GC		 4172
4173 r = -EFAULT;
4174 if (copy_to_user(argp, &user_ns, sizeof(user_ns)))
4175 goto out;
4176 r = 0;
4177 break;
4178 }
90de4a18
NA		 4179 case KVM_ENABLE_CAP: {
4180 struct kvm_enable_cap cap;
afbcf7ab 4181
90de4a18
NA		 4182 r = -EFAULT;
4183 if (copy_from_user(&cap, argp, sizeof(cap)))
4184 goto out;
4185 r = kvm_vm_ioctl_enable_cap(kvm, &cap);
4186 break;
4187 }
1fe779f8 4188 default:
c274e03a 4189 r = kvm_vm_ioctl_assigned_device(kvm, ioctl, arg);
1fe779f8
CO		 4190 }
4191out:
4192 return r;
4193}
4194
a16b043c 4195static void kvm_init_msr_list(void)
043405e1
CO		 4196{
4197 u32 dummy[2];
4198 unsigned i, j;
4199
62ef68bb 4200 for (i = j = 0; i < ARRAY_SIZE(msrs_to_save); i++) {
043405e1
CO		 4201 if (rdmsr_safe(msrs_to_save[i], &dummy[0], &dummy[1]) < 0)
4202 continue;
93c4adc7
PB		 4203
4204 /*
4205 * Even MSRs that are valid in the host may not be exposed
9dbe6cf9 4206 * to the guests in some cases.
93c4adc7
PB		 4207 */
4208 switch (msrs_to_save[i]) {
4209 case MSR_IA32_BNDCFGS:
4210 if (!kvm_x86_ops->mpx_supported())
4211 continue;
4212 break;
9dbe6cf9
PB		 4213 case MSR_TSC_AUX:
4214 if (!kvm_x86_ops->rdtscp_supported())
4215 continue;
4216 break;
93c4adc7
PB		 4217 default:
4218 break;
4219 }
4220
043405e1
CO		 4221 if (j < i)
4222 msrs_to_save[j] = msrs_to_save[i];
4223 j++;
4224 }
4225 num_msrs_to_save = j;
62ef68bb
PB		 4226
4227 for (i = j = 0; i < ARRAY_SIZE(emulated_msrs); i++) {
4228 switch (emulated_msrs[i]) {
6d396b55
PB		 4229 case MSR_IA32_SMBASE:
4230 if (!kvm_x86_ops->cpu_has_high_real_mode_segbase())
4231 continue;
4232 break;
62ef68bb
PB		 4233 default:
4234 break;
4235 }
4236
4237 if (j < i)
4238 emulated_msrs[j] = emulated_msrs[i];
4239 j++;
4240 }
4241 num_emulated_msrs = j;
043405e1
CO		 4242}
4243
bda9020e
MT		 4244static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len,
4245 const void *v)
bbd9b64e 4246{
70252a10
AK		 4247 int handled = 0;
4248 int n;
4249
4250 do {
4251 n = min(len, 8);
bce87cce 4252 if (!(lapic_in_kernel(vcpu) &&
e32edf4f
NN		 4253 !kvm_iodevice_write(vcpu, &vcpu->arch.apic->dev, addr, n, v))
4254 && kvm_io_bus_write(vcpu, KVM_MMIO_BUS, addr, n, v))
70252a10
AK		 4255 break;
4256 handled += n;
4257 addr += n;
4258 len -= n;
4259 v += n;
4260 } while (len);
bbd9b64e 4261
70252a10 4262 return handled;
bbd9b64e
CO		 4263}
4264
bda9020e 4265static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v)
bbd9b64e 4266{
70252a10
AK		 4267 int handled = 0;
4268 int n;
4269
4270 do {
4271 n = min(len, 8);
bce87cce 4272 if (!(lapic_in_kernel(vcpu) &&
e32edf4f
NN		 4273 !kvm_iodevice_read(vcpu, &vcpu->arch.apic->dev,
4274 addr, n, v))
4275 && kvm_io_bus_read(vcpu, KVM_MMIO_BUS, addr, n, v))
70252a10
AK		 4276 break;
4277 trace_kvm_mmio(KVM_TRACE_MMIO_READ, n, addr, *(u64 *)v);
4278 handled += n;
4279 addr += n;
4280 len -= n;
4281 v += n;
4282 } while (len);
bbd9b64e 4283
70252a10 4284 return handled;
bbd9b64e
CO		 4285}
4286
2dafc6c2
GN		 4287static void kvm_set_segment(struct kvm_vcpu *vcpu,
4288 struct kvm_segment *var, int seg)
4289{
4290 kvm_x86_ops->set_segment(vcpu, var, seg);
4291}
4292
4293void kvm_get_segment(struct kvm_vcpu *vcpu,
4294 struct kvm_segment *var, int seg)
4295{
4296 kvm_x86_ops->get_segment(vcpu, var, seg);
4297}
4298
54987b7a
PB		 4299gpa_t translate_nested_gpa(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access,
4300 struct x86_exception *exception)
02f59dc9
JR		 4301{
4302 gpa_t t_gpa;
02f59dc9
JR		 4303
4304 BUG_ON(!mmu_is_nested(vcpu));
4305
4306 /* NPT walks are always user-walks */
4307 access |= PFERR_USER_MASK;
54987b7a 4308 t_gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, gpa, access, exception);
02f59dc9
JR		 4309
4310 return t_gpa;
4311}
4312
ab9ae313
AK		 4313gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva,
4314 struct x86_exception *exception)
1871c602
GN		 4315{
4316 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
ab9ae313 4317 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4318}
4319
ab9ae313
AK		 4320 gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva,
4321 struct x86_exception *exception)
1871c602
GN		 4322{
4323 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
4324 access |= PFERR_FETCH_MASK;
ab9ae313 4325 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4326}
4327
ab9ae313
AK		 4328gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva,
4329 struct x86_exception *exception)
1871c602
GN		 4330{
4331 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
4332 access |= PFERR_WRITE_MASK;
ab9ae313 4333 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4334}
4335
4336/* uses this to access any guest's mapped memory without checking CPL */
ab9ae313
AK		 4337gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva,
4338 struct x86_exception *exception)
1871c602 4339{
ab9ae313 4340 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, 0, exception);
1871c602
GN		 4341}
4342
4343static int kvm_read_guest_virt_helper(gva_t addr, void *val, unsigned int bytes,
4344 struct kvm_vcpu *vcpu, u32 access,
bcc55cba 4345 struct x86_exception *exception)
bbd9b64e
CO		 4346{
4347 void *data = val;
10589a46 4348 int r = X86EMUL_CONTINUE;
bbd9b64e
CO		 4349
4350 while (bytes) {
14dfe855 4351 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access,
ab9ae313 4352 exception);
bbd9b64e 4353 unsigned offset = addr & (PAGE_SIZE-1);
77c2002e 4354 unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset);
bbd9b64e
CO		 4355 int ret;
4356
bcc55cba 4357 if (gpa == UNMAPPED_GVA)
ab9ae313 4358 return X86EMUL_PROPAGATE_FAULT;
54bf36aa
PB		 4359 ret = kvm_vcpu_read_guest_page(vcpu, gpa >> PAGE_SHIFT, data,
4360 offset, toread);
10589a46 4361 if (ret < 0) {
c3cd7ffa 4362 r = X86EMUL_IO_NEEDED;
10589a46
MT		 4363 goto out;
4364 }
bbd9b64e 4365
77c2002e
IE		 4366 bytes -= toread;
4367 data += toread;
4368 addr += toread;
bbd9b64e 4369 }
10589a46 4370out:
10589a46 4371 return r;
bbd9b64e 4372}
77c2002e 4373
1871c602 4374/* used for instruction fetching */
0f65dd70
AK		 4375static int kvm_fetch_guest_virt(struct x86_emulate_ctxt *ctxt,
4376 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4377 struct x86_exception *exception)
1871c602 4378{
0f65dd70 4379 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
1871c602 4380 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
44583cba
PB		 4381 unsigned offset;
4382 int ret;
0f65dd70 4383
44583cba
PB		 4384 /* Inline kvm_read_guest_virt_helper for speed. */
4385 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access|PFERR_FETCH_MASK,
4386 exception);
4387 if (unlikely(gpa == UNMAPPED_GVA))
4388 return X86EMUL_PROPAGATE_FAULT;
4389
4390 offset = addr & (PAGE_SIZE-1);
4391 if (WARN_ON(offset + bytes > PAGE_SIZE))
4392 bytes = (unsigned)PAGE_SIZE - offset;
54bf36aa
PB		 4393 ret = kvm_vcpu_read_guest_page(vcpu, gpa >> PAGE_SHIFT, val,
4394 offset, bytes);
44583cba
PB		 4395 if (unlikely(ret < 0))
4396 return X86EMUL_IO_NEEDED;
4397
4398 return X86EMUL_CONTINUE;
1871c602
GN		 4399}
4400
064aea77 4401int kvm_read_guest_virt(struct x86_emulate_ctxt *ctxt,
0f65dd70 4402 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4403 struct x86_exception *exception)
1871c602 4404{
0f65dd70 4405 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
1871c602 4406 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
0f65dd70 4407
1871c602 4408 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access,
bcc55cba 4409 exception);
1871c602 4410}
064aea77 4411EXPORT_SYMBOL_GPL(kvm_read_guest_virt);
1871c602 4412
0f65dd70
AK		 4413static int kvm_read_guest_virt_system(struct x86_emulate_ctxt *ctxt,
4414 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4415 struct x86_exception *exception)
1871c602 4416{
0f65dd70 4417 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
bcc55cba 4418 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, 0, exception);
1871c602
GN		 4419}
4420
7a036a6f
RK		 4421static int kvm_read_guest_phys_system(struct x86_emulate_ctxt *ctxt,
4422 unsigned long addr, void *val, unsigned int bytes)
4423{
4424 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4425 int r = kvm_vcpu_read_guest(vcpu, addr, val, bytes);
4426
4427 return r < 0 ? X86EMUL_IO_NEEDED : X86EMUL_CONTINUE;
4428}
4429
6a4d7550 4430int kvm_write_guest_virt_system(struct x86_emulate_ctxt *ctxt,
0f65dd70 4431 gva_t addr, void *val,
2dafc6c2 4432 unsigned int bytes,
bcc55cba 4433 struct x86_exception *exception)
77c2002e 4434{
0f65dd70 4435 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
77c2002e
IE		 4436 void *data = val;
4437 int r = X86EMUL_CONTINUE;
4438
4439 while (bytes) {
14dfe855
JR		 4440 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr,
4441 PFERR_WRITE_MASK,
ab9ae313 4442 exception);
77c2002e
IE		 4443 unsigned offset = addr & (PAGE_SIZE-1);
4444 unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset);
4445 int ret;
4446
bcc55cba 4447 if (gpa == UNMAPPED_GVA)
ab9ae313 4448 return X86EMUL_PROPAGATE_FAULT;
54bf36aa 4449 ret = kvm_vcpu_write_guest(vcpu, gpa, data, towrite);
77c2002e 4450 if (ret < 0) {
c3cd7ffa 4451 r = X86EMUL_IO_NEEDED;
77c2002e
IE		 4452 goto out;
4453 }
4454
4455 bytes -= towrite;
4456 data += towrite;
4457 addr += towrite;
4458 }
4459out:
4460 return r;
4461}
6a4d7550 4462EXPORT_SYMBOL_GPL(kvm_write_guest_virt_system);
77c2002e 4463
af7cc7d1
XG		 4464static int vcpu_mmio_gva_to_gpa(struct kvm_vcpu *vcpu, unsigned long gva,
4465 gpa_t *gpa, struct x86_exception *exception,
4466 bool write)
4467{
97d64b78
AK		 4468 u32 access = ((kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0)
4469 | (write ? PFERR_WRITE_MASK : 0);
af7cc7d1 4470
be94f6b7
HH		 4471 /*
4472 * currently PKRU is only applied to ept enabled guest so
4473 * there is no pkey in EPT page table for L1 guest or EPT
4474 * shadow page table for L2 guest.
4475 */
97d64b78 4476 if (vcpu_match_mmio_gva(vcpu, gva)
97ec8c06 4477 && !permission_fault(vcpu, vcpu->arch.walk_mmu,
be94f6b7 4478 vcpu->arch.access, 0, access)) {
bebb106a
XG		 4479 *gpa = vcpu->arch.mmio_gfn << PAGE_SHIFT |
4480 (gva & (PAGE_SIZE - 1));
4f022648 4481 trace_vcpu_match_mmio(gva, *gpa, write, false);
bebb106a
XG		 4482 return 1;
4483 }
4484
af7cc7d1
XG		 4485 *gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
4486
4487 if (*gpa == UNMAPPED_GVA)
4488 return -1;
4489
4490 /* For APIC access vmexit */
4491 if ((*gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
4492 return 1;
4493
4f022648
XG		 4494 if (vcpu_match_mmio_gpa(vcpu, *gpa)) {
4495 trace_vcpu_match_mmio(gva, *gpa, write, true);
bebb106a 4496 return 1;
4f022648 4497 }
bebb106a 4498
af7cc7d1
XG		 4499 return 0;
4500}
4501
3200f405 4502int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
bcc55cba 4503 const void *val, int bytes)
bbd9b64e
CO		 4504{
4505 int ret;
4506
54bf36aa 4507 ret = kvm_vcpu_write_guest(vcpu, gpa, val, bytes);
9f811285 4508 if (ret < 0)
bbd9b64e 4509 return 0;
0eb05bf2 4510 kvm_page_track_write(vcpu, gpa, val, bytes);
bbd9b64e
CO		 4511 return 1;
4512}
4513
77d197b2
XG		 4514struct read_write_emulator_ops {
4515 int (*read_write_prepare)(struct kvm_vcpu *vcpu, void *val,
4516 int bytes);
4517 int (*read_write_emulate)(struct kvm_vcpu *vcpu, gpa_t gpa,
4518 void *val, int bytes);
4519 int (*read_write_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa,
4520 int bytes, void *val);
4521 int (*read_write_exit_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa,
4522 void *val, int bytes);
4523 bool write;
4524};
4525
4526static int read_prepare(struct kvm_vcpu *vcpu, void *val, int bytes)
4527{
4528 if (vcpu->mmio_read_completed) {
77d197b2 4529 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes,
f78146b0 4530 vcpu->mmio_fragments[0].gpa, *(u64 *)val);
77d197b2
XG		 4531 vcpu->mmio_read_completed = 0;
4532 return 1;
4533 }
4534
4535 return 0;
4536}
4537
4538static int read_emulate(struct kvm_vcpu *vcpu, gpa_t gpa,
4539 void *val, int bytes)
4540{
54bf36aa 4541 return !kvm_vcpu_read_guest(vcpu, gpa, val, bytes);
77d197b2
XG		 4542}
4543
4544static int write_emulate(struct kvm_vcpu *vcpu, gpa_t gpa,
4545 void *val, int bytes)
4546{
4547 return emulator_write_phys(vcpu, gpa, val, bytes);
4548}
4549
4550static int write_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, int bytes, void *val)
4551{
4552 trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, *(u64 *)val);
4553 return vcpu_mmio_write(vcpu, gpa, bytes, val);
4554}
4555
4556static int read_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa,
4557 void *val, int bytes)
4558{
4559 trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, 0);
4560 return X86EMUL_IO_NEEDED;
4561}
4562
4563static int write_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa,
4564 void *val, int bytes)
4565{
f78146b0
AK		 4566 struct kvm_mmio_fragment *frag = &vcpu->mmio_fragments[0];
4567
87da7e66 4568 memcpy(vcpu->run->mmio.data, frag->data, min(8u, frag->len));
77d197b2
XG		 4569 return X86EMUL_CONTINUE;
4570}
4571
0fbe9b0b 4572static const struct read_write_emulator_ops read_emultor = {
77d197b2
XG		 4573 .read_write_prepare = read_prepare,
4574 .read_write_emulate = read_emulate,
4575 .read_write_mmio = vcpu_mmio_read,
4576 .read_write_exit_mmio = read_exit_mmio,
4577};
4578
0fbe9b0b 4579static const struct read_write_emulator_ops write_emultor = {
77d197b2
XG		 4580 .read_write_emulate = write_emulate,
4581 .read_write_mmio = write_mmio,
4582 .read_write_exit_mmio = write_exit_mmio,
4583 .write = true,
4584};
4585
22388a3c
XG		 4586static int emulator_read_write_onepage(unsigned long addr, void *val,
4587 unsigned int bytes,
4588 struct x86_exception *exception,
4589 struct kvm_vcpu *vcpu,
0fbe9b0b 4590 const struct read_write_emulator_ops *ops)
bbd9b64e 4591{
af7cc7d1
XG		 4592 gpa_t gpa;
4593 int handled, ret;
22388a3c 4594 bool write = ops->write;
f78146b0 4595 struct kvm_mmio_fragment *frag;
10589a46 4596
22388a3c 4597 ret = vcpu_mmio_gva_to_gpa(vcpu, addr, &gpa, exception, write);
bbd9b64e 4598
af7cc7d1 4599 if (ret < 0)
bbd9b64e 4600 return X86EMUL_PROPAGATE_FAULT;
bbd9b64e
CO		 4601
4602 /* For APIC access vmexit */
af7cc7d1 4603 if (ret)
bbd9b64e
CO		 4604 goto mmio;
4605
22388a3c 4606 if (ops->read_write_emulate(vcpu, gpa, val, bytes))
bbd9b64e
CO		 4607 return X86EMUL_CONTINUE;
4608
4609mmio:
4610 /*
4611 * Is this MMIO handled locally?
4612 */
22388a3c 4613 handled = ops->read_write_mmio(vcpu, gpa, bytes, val);
70252a10 4614 if (handled == bytes)
bbd9b64e 4615 return X86EMUL_CONTINUE;
bbd9b64e 4616
70252a10
AK		 4617 gpa += handled;
4618 bytes -= handled;
4619 val += handled;
4620
87da7e66
XG		 4621 WARN_ON(vcpu->mmio_nr_fragments >= KVM_MAX_MMIO_FRAGMENTS);
4622 frag = &vcpu->mmio_fragments[vcpu->mmio_nr_fragments++];
4623 frag->gpa = gpa;
4624 frag->data = val;
4625 frag->len = bytes;
f78146b0 4626 return X86EMUL_CONTINUE;
bbd9b64e
CO		 4627}
4628
52eb5a6d
XL		 4629static int emulator_read_write(struct x86_emulate_ctxt *ctxt,
4630 unsigned long addr,
22388a3c
XG		 4631 void *val, unsigned int bytes,
4632 struct x86_exception *exception,
0fbe9b0b 4633 const struct read_write_emulator_ops *ops)
bbd9b64e 4634{
0f65dd70 4635 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
f78146b0
AK		 4636 gpa_t gpa;
4637 int rc;
4638
4639 if (ops->read_write_prepare &&
4640 ops->read_write_prepare(vcpu, val, bytes))
4641 return X86EMUL_CONTINUE;
4642
4643 vcpu->mmio_nr_fragments = 0;
0f65dd70 4644
bbd9b64e
CO		 4645 /* Crossing a page boundary? */
4646 if (((addr + bytes - 1) ^ addr) & PAGE_MASK) {
f78146b0 4647 int now;
bbd9b64e
CO		 4648
4649 now = -addr & ~PAGE_MASK;
22388a3c
XG		 4650 rc = emulator_read_write_onepage(addr, val, now, exception,
4651 vcpu, ops);
4652
bbd9b64e
CO		 4653 if (rc != X86EMUL_CONTINUE)
4654 return rc;
4655 addr += now;
bac15531
NA		 4656 if (ctxt->mode != X86EMUL_MODE_PROT64)
4657 addr = (u32)addr;
bbd9b64e
CO		 4658 val += now;
4659 bytes -= now;
4660 }
22388a3c 4661
f78146b0
AK		 4662 rc = emulator_read_write_onepage(addr, val, bytes, exception,
4663 vcpu, ops);
4664 if (rc != X86EMUL_CONTINUE)
4665 return rc;
4666
4667 if (!vcpu->mmio_nr_fragments)
4668 return rc;
4669
4670 gpa = vcpu->mmio_fragments[0].gpa;
4671
4672 vcpu->mmio_needed = 1;
4673 vcpu->mmio_cur_fragment = 0;
4674
87da7e66 4675 vcpu->run->mmio.len = min(8u, vcpu->mmio_fragments[0].len);
f78146b0
AK		 4676 vcpu->run->mmio.is_write = vcpu->mmio_is_write = ops->write;
4677 vcpu->run->exit_reason = KVM_EXIT_MMIO;
4678 vcpu->run->mmio.phys_addr = gpa;
4679
4680 return ops->read_write_exit_mmio(vcpu, gpa, val, bytes);
22388a3c
XG		 4681}
4682
4683static int emulator_read_emulated(struct x86_emulate_ctxt *ctxt,
4684 unsigned long addr,
4685 void *val,
4686 unsigned int bytes,
4687 struct x86_exception *exception)
4688{
4689 return emulator_read_write(ctxt, addr, val, bytes,
4690 exception, &read_emultor);
4691}
4692
52eb5a6d 4693static int emulator_write_emulated(struct x86_emulate_ctxt *ctxt,
22388a3c
XG		 4694 unsigned long addr,
4695 const void *val,
4696 unsigned int bytes,
4697 struct x86_exception *exception)
4698{
4699 return emulator_read_write(ctxt, addr, (void *)val, bytes,
4700 exception, &write_emultor);
bbd9b64e 4701}
bbd9b64e 4702
daea3e73
AK		 4703#define CMPXCHG_TYPE(t, ptr, old, new) \
4704 (cmpxchg((t *)(ptr), *(t *)(old), *(t *)(new)) == *(t *)(old))
4705
4706#ifdef CONFIG_X86_64
4707# define CMPXCHG64(ptr, old, new) CMPXCHG_TYPE(u64, ptr, old, new)
4708#else
4709# define CMPXCHG64(ptr, old, new) \
9749a6c0 4710 (cmpxchg64((u64 *)(ptr), *(u64 *)(old), *(u64 *)(new)) == *(u64 *)(old))
daea3e73
AK		 4711#endif
4712
0f65dd70
AK		 4713static int emulator_cmpxchg_emulated(struct x86_emulate_ctxt *ctxt,
4714 unsigned long addr,
bbd9b64e
CO		 4715 const void *old,
4716 const void *new,
4717 unsigned int bytes,
0f65dd70 4718 struct x86_exception *exception)
bbd9b64e 4719{
0f65dd70 4720 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
daea3e73
AK		 4721 gpa_t gpa;
4722 struct page *page;
4723 char *kaddr;
4724 bool exchanged;
2bacc55c 4725
daea3e73
AK		 4726 /* guests cmpxchg8b have to be emulated atomically */
4727 if (bytes > 8 || (bytes & (bytes - 1)))
4728 goto emul_write;
10589a46 4729
daea3e73 4730 gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, NULL);
2bacc55c 4731
daea3e73
AK		 4732 if (gpa == UNMAPPED_GVA ||
4733 (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
4734 goto emul_write;
2bacc55c 4735
daea3e73
AK		 4736 if (((gpa + bytes - 1) & PAGE_MASK) != (gpa & PAGE_MASK))
4737 goto emul_write;
72dc67a6 4738
54bf36aa 4739 page = kvm_vcpu_gfn_to_page(vcpu, gpa >> PAGE_SHIFT);
32cad84f 4740 if (is_error_page(page))
c19b8bd6 4741 goto emul_write;
72dc67a6 4742
8fd75e12 4743 kaddr = kmap_atomic(page);
daea3e73
AK		 4744 kaddr += offset_in_page(gpa);
4745 switch (bytes) {
4746 case 1:
4747 exchanged = CMPXCHG_TYPE(u8, kaddr, old, new);
4748 break;
4749 case 2:
4750 exchanged = CMPXCHG_TYPE(u16, kaddr, old, new);
4751 break;
4752 case 4:
4753 exchanged = CMPXCHG_TYPE(u32, kaddr, old, new);
4754 break;
4755 case 8:
4756 exchanged = CMPXCHG64(kaddr, old, new);
4757 break;
4758 default:
4759 BUG();
2bacc55c 4760 }
8fd75e12 4761 kunmap_atomic(kaddr);
daea3e73
AK		 4762 kvm_release_page_dirty(page);
4763
4764 if (!exchanged)
4765 return X86EMUL_CMPXCHG_FAILED;
4766
54bf36aa 4767 kvm_vcpu_mark_page_dirty(vcpu, gpa >> PAGE_SHIFT);
0eb05bf2 4768 kvm_page_track_write(vcpu, gpa, new, bytes);
8f6abd06
GN		 4769
4770 return X86EMUL_CONTINUE;
4a5f48f6 4771
3200f405 4772emul_write:
daea3e73 4773 printk_once(KERN_WARNING "kvm: emulating exchange as write\n");
2bacc55c 4774
0f65dd70 4775 return emulator_write_emulated(ctxt, addr, new, bytes, exception);
bbd9b64e
CO		 4776}
4777
cf8f70bf
GN		 4778static int kernel_pio(struct kvm_vcpu *vcpu, void *pd)
4779{
4780 /* TODO: String I/O for in kernel device */
4781 int r;
4782
4783 if (vcpu->arch.pio.in)
e32edf4f 4784 r = kvm_io_bus_read(vcpu, KVM_PIO_BUS, vcpu->arch.pio.port,
cf8f70bf
GN		 4785 vcpu->arch.pio.size, pd);
4786 else
e32edf4f 4787 r = kvm_io_bus_write(vcpu, KVM_PIO_BUS,
cf8f70bf
GN		 4788 vcpu->arch.pio.port, vcpu->arch.pio.size,
4789 pd);
4790 return r;
4791}
4792
6f6fbe98
XG		 4793static int emulator_pio_in_out(struct kvm_vcpu *vcpu, int size,
4794 unsigned short port, void *val,
4795 unsigned int count, bool in)
cf8f70bf 4796{
cf8f70bf 4797 vcpu->arch.pio.port = port;
6f6fbe98 4798 vcpu->arch.pio.in = in;
7972995b 4799 vcpu->arch.pio.count = count;
cf8f70bf
GN		 4800 vcpu->arch.pio.size = size;
4801
4802 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
7972995b 4803 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 4804 return 1;
4805 }
4806
4807 vcpu->run->exit_reason = KVM_EXIT_IO;
6f6fbe98 4808 vcpu->run->io.direction = in ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT;
cf8f70bf
GN		 4809 vcpu->run->io.size = size;
4810 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
4811 vcpu->run->io.count = count;
4812 vcpu->run->io.port = port;
4813
4814 return 0;
4815}
4816
6f6fbe98
XG		 4817static int emulator_pio_in_emulated(struct x86_emulate_ctxt *ctxt,
4818 int size, unsigned short port, void *val,
4819 unsigned int count)
cf8f70bf 4820{
ca1d4a9e 4821 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
6f6fbe98 4822 int ret;
ca1d4a9e 4823
6f6fbe98
XG		 4824 if (vcpu->arch.pio.count)
4825 goto data_avail;
cf8f70bf 4826
6f6fbe98
XG		 4827 ret = emulator_pio_in_out(vcpu, size, port, val, count, true);
4828 if (ret) {
4829data_avail:
4830 memcpy(val, vcpu->arch.pio_data, size * count);
1171903d 4831 trace_kvm_pio(KVM_PIO_IN, port, size, count, vcpu->arch.pio_data);
7972995b 4832 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 4833 return 1;
4834 }
4835
cf8f70bf
GN		 4836 return 0;
4837}
4838
6f6fbe98
XG		 4839static int emulator_pio_out_emulated(struct x86_emulate_ctxt *ctxt,
4840 int size, unsigned short port,
4841 const void *val, unsigned int count)
4842{
4843 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4844
4845 memcpy(vcpu->arch.pio_data, val, size * count);
1171903d 4846 trace_kvm_pio(KVM_PIO_OUT, port, size, count, vcpu->arch.pio_data);
6f6fbe98
XG		 4847 return emulator_pio_in_out(vcpu, size, port, (void *)val, count, false);
4848}
4849
bbd9b64e
CO		 4850static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg)
4851{
4852 return kvm_x86_ops->get_segment_base(vcpu, seg);
4853}
4854
3cb16fe7 4855static void emulator_invlpg(struct x86_emulate_ctxt *ctxt, ulong address)
bbd9b64e 4856{
3cb16fe7 4857 kvm_mmu_invlpg(emul_to_vcpu(ctxt), address);
bbd9b64e
CO		 4858}
4859
ae6a2375 4860static int kvm_emulate_wbinvd_noskip(struct kvm_vcpu *vcpu)
f5f48ee1
SY		 4861{
4862 if (!need_emulate_wbinvd(vcpu))
4863 return X86EMUL_CONTINUE;
4864
4865 if (kvm_x86_ops->has_wbinvd_exit()) {
2eec7343
JK		 4866 int cpu = get_cpu();
4867
4868 cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask);
f5f48ee1
SY		 4869 smp_call_function_many(vcpu->arch.wbinvd_dirty_mask,
4870 wbinvd_ipi, NULL, 1);
2eec7343 4871 put_cpu();
f5f48ee1 4872 cpumask_clear(vcpu->arch.wbinvd_dirty_mask);
2eec7343
JK		 4873 } else
4874 wbinvd();
f5f48ee1
SY		 4875 return X86EMUL_CONTINUE;
4876}
5cb56059
JS		 4877
4878int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu)
4879{
6affcbed
KH		 4880 kvm_emulate_wbinvd_noskip(vcpu);
4881 return kvm_skip_emulated_instruction(vcpu);
5cb56059 4882}
f5f48ee1
SY		 4883EXPORT_SYMBOL_GPL(kvm_emulate_wbinvd);
4884
5cb56059
JS		 4885
4886
bcaf5cc5
AK		 4887static void emulator_wbinvd(struct x86_emulate_ctxt *ctxt)
4888{
5cb56059 4889 kvm_emulate_wbinvd_noskip(emul_to_vcpu(ctxt));
bcaf5cc5
AK		 4890}
4891
52eb5a6d
XL		 4892static int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr,
4893 unsigned long *dest)
bbd9b64e 4894{
16f8a6f9 4895 return kvm_get_dr(emul_to_vcpu(ctxt), dr, dest);
bbd9b64e
CO		 4896}
4897
52eb5a6d
XL		 4898static int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr,
4899 unsigned long value)
bbd9b64e 4900{
338dbc97 4901
717746e3 4902 return __kvm_set_dr(emul_to_vcpu(ctxt), dr, value);
bbd9b64e
CO		 4903}
4904
52a46617 4905static u64 mk_cr_64(u64 curr_cr, u32 new_val)
5fdbf976 4906{
52a46617 4907 return (curr_cr & ~((1ULL << 32) - 1)) | new_val;
5fdbf976
MT		 4908}
4909
717746e3 4910static unsigned long emulator_get_cr(struct x86_emulate_ctxt *ctxt, int cr)
bbd9b64e 4911{
717746e3 4912 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
52a46617
GN		 4913 unsigned long value;
4914
4915 switch (cr) {
4916 case 0:
4917 value = kvm_read_cr0(vcpu);
4918 break;
4919 case 2:
4920 value = vcpu->arch.cr2;
4921 break;
4922 case 3:
9f8fe504 4923 value = kvm_read_cr3(vcpu);
52a46617
GN		 4924 break;
4925 case 4:
4926 value = kvm_read_cr4(vcpu);
4927 break;
4928 case 8:
4929 value = kvm_get_cr8(vcpu);
4930 break;
4931 default:
a737f256 4932 kvm_err("%s: unexpected cr %u\n", __func__, cr);
52a46617
GN		 4933 return 0;
4934 }
4935
4936 return value;
4937}
4938
717746e3 4939static int emulator_set_cr(struct x86_emulate_ctxt *ctxt, int cr, ulong val)
52a46617 4940{
717746e3 4941 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
0f12244f
GN		 4942 int res = 0;
4943
52a46617
GN		 4944 switch (cr) {
4945 case 0:
49a9b07e 4946 res = kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val));
52a46617
GN		 4947 break;
4948 case 2:
4949 vcpu->arch.cr2 = val;
4950 break;
4951 case 3:
2390218b 4952 res = kvm_set_cr3(vcpu, val);
52a46617
GN		 4953 break;
4954 case 4:
a83b29c6 4955 res = kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val));
52a46617
GN		 4956 break;
4957 case 8:
eea1cff9 4958 res = kvm_set_cr8(vcpu, val);
52a46617
GN		 4959 break;
4960 default:
a737f256 4961 kvm_err("%s: unexpected cr %u\n", __func__, cr);
0f12244f 4962 res = -1;
52a46617 4963 }
0f12244f
GN		 4964
4965 return res;
52a46617
GN		 4966}
4967
717746e3 4968static int emulator_get_cpl(struct x86_emulate_ctxt *ctxt)
9c537244 4969{
717746e3 4970 return kvm_x86_ops->get_cpl(emul_to_vcpu(ctxt));
9c537244
GN		 4971}
4972
4bff1e86 4973static void emulator_get_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
2dafc6c2 4974{
4bff1e86 4975 kvm_x86_ops->get_gdt(emul_to_vcpu(ctxt), dt);
2dafc6c2
GN		 4976}
4977
4bff1e86 4978static void emulator_get_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
160ce1f1 4979{
4bff1e86 4980 kvm_x86_ops->get_idt(emul_to_vcpu(ctxt), dt);
160ce1f1
MG		 4981}
4982
1ac9d0cf
AK		 4983static void emulator_set_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
4984{
4985 kvm_x86_ops->set_gdt(emul_to_vcpu(ctxt), dt);
4986}
4987
4988static void emulator_set_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
4989{
4990 kvm_x86_ops->set_idt(emul_to_vcpu(ctxt), dt);
4991}
4992
4bff1e86
AK		 4993static unsigned long emulator_get_cached_segment_base(
4994 struct x86_emulate_ctxt *ctxt, int seg)
5951c442 4995{
4bff1e86 4996 return get_segment_base(emul_to_vcpu(ctxt), seg);
5951c442
GN		 4997}
4998
1aa36616
AK		 4999static bool emulator_get_segment(struct x86_emulate_ctxt *ctxt, u16 *selector,
5000 struct desc_struct *desc, u32 *base3,
5001 int seg)
2dafc6c2
GN		 5002{
5003 struct kvm_segment var;
5004
4bff1e86 5005 kvm_get_segment(emul_to_vcpu(ctxt), &var, seg);
1aa36616 5006 *selector = var.selector;
2dafc6c2 5007
378a8b09
GN		 5008 if (var.unusable) {
5009 memset(desc, 0, sizeof(*desc));
2dafc6c2 5010 return false;
378a8b09 5011 }
2dafc6c2
GN		 5012
5013 if (var.g)
5014 var.limit >>= 12;
5015 set_desc_limit(desc, var.limit);
5016 set_desc_base(desc, (unsigned long)var.base);
5601d05b
GN		 5017#ifdef CONFIG_X86_64
5018 if (base3)
5019 *base3 = var.base >> 32;
5020#endif
2dafc6c2
GN		 5021 desc->type = var.type;
5022 desc->s = var.s;
5023 desc->dpl = var.dpl;
5024 desc->p = var.present;
5025 desc->avl = var.avl;
5026 desc->l = var.l;
5027 desc->d = var.db;
5028 desc->g = var.g;
5029
5030 return true;
5031}
5032
1aa36616
AK		 5033static void emulator_set_segment(struct x86_emulate_ctxt *ctxt, u16 selector,
5034 struct desc_struct *desc, u32 base3,
5035 int seg)
2dafc6c2 5036{
4bff1e86 5037 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
2dafc6c2
GN		 5038 struct kvm_segment var;
5039
1aa36616 5040 var.selector = selector;
2dafc6c2 5041 var.base = get_desc_base(desc);
5601d05b
GN		 5042#ifdef CONFIG_X86_64
5043 var.base |= ((u64)base3) << 32;
5044#endif
2dafc6c2
GN		 5045 var.limit = get_desc_limit(desc);
5046 if (desc->g)
5047 var.limit = (var.limit << 12) | 0xfff;
5048 var.type = desc->type;
2dafc6c2
GN		 5049 var.dpl = desc->dpl;
5050 var.db = desc->d;
5051 var.s = desc->s;
5052 var.l = desc->l;
5053 var.g = desc->g;
5054 var.avl = desc->avl;
5055 var.present = desc->p;
5056 var.unusable = !var.present;
5057 var.padding = 0;
5058
5059 kvm_set_segment(vcpu, &var, seg);
5060 return;
5061}
5062
717746e3
AK		 5063static int emulator_get_msr(struct x86_emulate_ctxt *ctxt,
5064 u32 msr_index, u64 *pdata)
5065{
609e36d3
PB		 5066 struct msr_data msr;
5067 int r;
5068
5069 msr.index = msr_index;
5070 msr.host_initiated = false;
5071 r = kvm_get_msr(emul_to_vcpu(ctxt), &msr);
5072 if (r)
5073 return r;
5074
5075 *pdata = msr.data;
5076 return 0;
717746e3
AK		 5077}
5078
5079static int emulator_set_msr(struct x86_emulate_ctxt *ctxt,
5080 u32 msr_index, u64 data)
5081{
8fe8ab46
WA		 5082 struct msr_data msr;
5083
5084 msr.data = data;
5085 msr.index = msr_index;
5086 msr.host_initiated = false;
5087 return kvm_set_msr(emul_to_vcpu(ctxt), &msr);
717746e3
AK		 5088}
5089
64d60670
PB		 5090static u64 emulator_get_smbase(struct x86_emulate_ctxt *ctxt)
5091{
5092 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
5093
5094 return vcpu->arch.smbase;
5095}
5096
5097static void emulator_set_smbase(struct x86_emulate_ctxt *ctxt, u64 smbase)
5098{
5099 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
5100
5101 vcpu->arch.smbase = smbase;
5102}
5103
67f4d428
NA		 5104static int emulator_check_pmc(struct x86_emulate_ctxt *ctxt,
5105 u32 pmc)
5106{
c6702c9d 5107 return kvm_pmu_is_valid_msr_idx(emul_to_vcpu(ctxt), pmc);
67f4d428
NA		 5108}
5109
222d21aa
AK		 5110static int emulator_read_pmc(struct x86_emulate_ctxt *ctxt,
5111 u32 pmc, u64 *pdata)
5112{
c6702c9d 5113 return kvm_pmu_rdpmc(emul_to_vcpu(ctxt), pmc, pdata);
222d21aa
AK		 5114}
5115
6c3287f7
AK		 5116static void emulator_halt(struct x86_emulate_ctxt *ctxt)
5117{
5118 emul_to_vcpu(ctxt)->arch.halt_request = 1;
5119}
5120
5037f6f3
AK		 5121static void emulator_get_fpu(struct x86_emulate_ctxt *ctxt)
5122{
5123 preempt_disable();
5197b808 5124 kvm_load_guest_fpu(emul_to_vcpu(ctxt));
5037f6f3
AK		 5125}
5126
5127static void emulator_put_fpu(struct x86_emulate_ctxt *ctxt)
5128{
5129 preempt_enable();
5130}
5131
2953538e 5132static int emulator_intercept(struct x86_emulate_ctxt *ctxt,
8a76d7f2 5133 struct x86_instruction_info *info,
c4f035c6
AK		 5134 enum x86_intercept_stage stage)
5135{
2953538e 5136 return kvm_x86_ops->check_intercept(emul_to_vcpu(ctxt), info, stage);
c4f035c6
AK		 5137}
5138
0017f93a 5139static void emulator_get_cpuid(struct x86_emulate_ctxt *ctxt,
bdb42f5a
SB		 5140 u32 *eax, u32 *ebx, u32 *ecx, u32 *edx)
5141{
0017f93a 5142 kvm_cpuid(emul_to_vcpu(ctxt), eax, ebx, ecx, edx);
bdb42f5a
SB		 5143}
5144
dd856efa
AK		 5145static ulong emulator_read_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg)
5146{
5147 return kvm_register_read(emul_to_vcpu(ctxt), reg);
5148}
5149
5150static void emulator_write_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg, ulong val)
5151{
5152 kvm_register_write(emul_to_vcpu(ctxt), reg, val);
5153}
5154
801806d9
NA		 5155static void emulator_set_nmi_mask(struct x86_emulate_ctxt *ctxt, bool masked)
5156{
5157 kvm_x86_ops->set_nmi_mask(emul_to_vcpu(ctxt), masked);
5158}
5159
0225fb50 5160static const struct x86_emulate_ops emulate_ops = {
dd856efa
AK		 5161 .read_gpr = emulator_read_gpr,
5162 .write_gpr = emulator_write_gpr,
1871c602 5163 .read_std = kvm_read_guest_virt_system,
2dafc6c2 5164 .write_std = kvm_write_guest_virt_system,
7a036a6f 5165 .read_phys = kvm_read_guest_phys_system,
1871c602 5166 .fetch = kvm_fetch_guest_virt,
bbd9b64e
CO		 5167 .read_emulated = emulator_read_emulated,
5168 .write_emulated = emulator_write_emulated,
5169 .cmpxchg_emulated = emulator_cmpxchg_emulated,
3cb16fe7 5170 .invlpg = emulator_invlpg,
cf8f70bf
GN		 5171 .pio_in_emulated = emulator_pio_in_emulated,
5172 .pio_out_emulated = emulator_pio_out_emulated,
1aa36616
AK		 5173 .get_segment = emulator_get_segment,
5174 .set_segment = emulator_set_segment,
5951c442 5175 .get_cached_segment_base = emulator_get_cached_segment_base,
2dafc6c2 5176 .get_gdt = emulator_get_gdt,
160ce1f1 5177 .get_idt = emulator_get_idt,
1ac9d0cf
AK		 5178 .set_gdt = emulator_set_gdt,
5179 .set_idt = emulator_set_idt,
52a46617
GN		 5180 .get_cr = emulator_get_cr,
5181 .set_cr = emulator_set_cr,
9c537244 5182 .cpl = emulator_get_cpl,
35aa5375
GN		 5183 .get_dr = emulator_get_dr,
5184 .set_dr = emulator_set_dr,
64d60670
PB		 5185 .get_smbase = emulator_get_smbase,
5186 .set_smbase = emulator_set_smbase,
717746e3
AK		 5187 .set_msr = emulator_set_msr,
5188 .get_msr = emulator_get_msr,
67f4d428 5189 .check_pmc = emulator_check_pmc,
222d21aa 5190 .read_pmc = emulator_read_pmc,
6c3287f7 5191 .halt = emulator_halt,
bcaf5cc5 5192 .wbinvd = emulator_wbinvd,
d6aa1000 5193 .fix_hypercall = emulator_fix_hypercall,
5037f6f3
AK		 5194 .get_fpu = emulator_get_fpu,
5195 .put_fpu = emulator_put_fpu,
c4f035c6 5196 .intercept = emulator_intercept,
bdb42f5a 5197 .get_cpuid = emulator_get_cpuid,
801806d9 5198 .set_nmi_mask = emulator_set_nmi_mask,
bbd9b64e
CO		 5199};
5200
95cb2295
GN		 5201static void toggle_interruptibility(struct kvm_vcpu *vcpu, u32 mask)
5202{
37ccdcbe 5203 u32 int_shadow = kvm_x86_ops->get_interrupt_shadow(vcpu);
95cb2295
GN		 5204 /*
5205 * an sti; sti; sequence only disable interrupts for the first
5206 * instruction. So, if the last instruction, be it emulated or
5207 * not, left the system with the INT_STI flag enabled, it
5208 * means that the last instruction is an sti. We should not
5209 * leave the flag on in this case. The same goes for mov ss
5210 */
37ccdcbe
PB		 5211 if (int_shadow & mask)
5212 mask = 0;
6addfc42 5213 if (unlikely(int_shadow || mask)) {
95cb2295 5214 kvm_x86_ops->set_interrupt_shadow(vcpu, mask);
6addfc42
PB		 5215 if (!mask)
5216 kvm_make_request(KVM_REQ_EVENT, vcpu);
5217 }
95cb2295
GN		 5218}
5219
ef54bcfe 5220static bool inject_emulated_exception(struct kvm_vcpu *vcpu)
54b8486f
GN		 5221{
5222 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
da9cb575 5223 if (ctxt->exception.vector == PF_VECTOR)
ef54bcfe
PB		 5224 return kvm_propagate_fault(vcpu, &ctxt->exception);
5225
5226 if (ctxt->exception.error_code_valid)
da9cb575
AK		 5227 kvm_queue_exception_e(vcpu, ctxt->exception.vector,
5228 ctxt->exception.error_code);
54b8486f 5229 else
da9cb575 5230 kvm_queue_exception(vcpu, ctxt->exception.vector);
ef54bcfe 5231 return false;
54b8486f
GN		 5232}
5233
8ec4722d
MG		 5234static void init_emulate_ctxt(struct kvm_vcpu *vcpu)
5235{
adf52235 5236 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
8ec4722d
MG		 5237 int cs_db, cs_l;
5238
8ec4722d
MG		 5239 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
5240
adf52235
TY		 5241 ctxt->eflags = kvm_get_rflags(vcpu);
5242 ctxt->eip = kvm_rip_read(vcpu);
5243 ctxt->mode = (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
5244 (ctxt->eflags & X86_EFLAGS_VM) ? X86EMUL_MODE_VM86 :
42bf549f 5245 (cs_l && is_long_mode(vcpu)) ? X86EMUL_MODE_PROT64 :
adf52235
TY		 5246 cs_db ? X86EMUL_MODE_PROT32 :
5247 X86EMUL_MODE_PROT16;
a584539b 5248 BUILD_BUG_ON(HF_GUEST_MASK != X86EMUL_GUEST_MASK);
64d60670
PB		 5249 BUILD_BUG_ON(HF_SMM_MASK != X86EMUL_SMM_MASK);
5250 BUILD_BUG_ON(HF_SMM_INSIDE_NMI_MASK != X86EMUL_SMM_INSIDE_NMI_MASK);
a584539b 5251 ctxt->emul_flags = vcpu->arch.hflags;
adf52235 5252
dd856efa 5253 init_decode_cache(ctxt);
7ae441ea 5254 vcpu->arch.emulate_regs_need_sync_from_vcpu = false;
8ec4722d
MG		 5255}
5256
71f9833b 5257int kvm_inject_realmode_interrupt(struct kvm_vcpu *vcpu, int irq, int inc_eip)
63995653 5258{
9d74191a 5259 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
63995653
MG		 5260 int ret;
5261
5262 init_emulate_ctxt(vcpu);
5263
9dac77fa
AK		 5264 ctxt->op_bytes = 2;
5265 ctxt->ad_bytes = 2;
5266 ctxt->_eip = ctxt->eip + inc_eip;
9d74191a 5267 ret = emulate_int_real(ctxt, irq);
63995653
MG		 5268
5269 if (ret != X86EMUL_CONTINUE)
5270 return EMULATE_FAIL;
5271
9dac77fa 5272 ctxt->eip = ctxt->_eip;
9d74191a
TY		 5273 kvm_rip_write(vcpu, ctxt->eip);
5274 kvm_set_rflags(vcpu, ctxt->eflags);
63995653
MG		 5275
5276 if (irq == NMI_VECTOR)
7460fb4a 5277 vcpu->arch.nmi_pending = 0;
63995653
MG		 5278 else
5279 vcpu->arch.interrupt.pending = false;
5280
5281 return EMULATE_DONE;
5282}
5283EXPORT_SYMBOL_GPL(kvm_inject_realmode_interrupt);
5284
6d77dbfc
GN		 5285static int handle_emulation_failure(struct kvm_vcpu *vcpu)
5286{
fc3a9157
JR		 5287 int r = EMULATE_DONE;
5288
6d77dbfc
GN		 5289 ++vcpu->stat.insn_emulation_fail;
5290 trace_kvm_emulate_insn_failed(vcpu);
a2b9e6c1 5291 if (!is_guest_mode(vcpu) && kvm_x86_ops->get_cpl(vcpu) == 0) {
fc3a9157
JR		 5292 vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
5293 vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION;
5294 vcpu->run->internal.ndata = 0;
5295 r = EMULATE_FAIL;
5296 }
6d77dbfc 5297 kvm_queue_exception(vcpu, UD_VECTOR);
fc3a9157
JR		 5298
5299 return r;
6d77dbfc
GN		 5300}
5301
93c05d3e 5302static bool reexecute_instruction(struct kvm_vcpu *vcpu, gva_t cr2,
991eebf9
GN		 5303 bool write_fault_to_shadow_pgtable,
5304 int emulation_type)
a6f177ef 5305{
95b3cf69 5306 gpa_t gpa = cr2;
ba049e93 5307 kvm_pfn_t pfn;
a6f177ef 5308
991eebf9
GN		 5309 if (emulation_type & EMULTYPE_NO_REEXECUTE)
5310 return false;
5311
95b3cf69
XG		 5312 if (!vcpu->arch.mmu.direct_map) {
5313 /*
5314 * Write permission should be allowed since only
5315 * write access need to be emulated.
5316 */
5317 gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL);
a6f177ef 5318
95b3cf69
XG		 5319 /*
5320 * If the mapping is invalid in guest, let cpu retry
5321 * it to generate fault.
5322 */
5323 if (gpa == UNMAPPED_GVA)
5324 return true;
5325 }
a6f177ef 5326
8e3d9d06
XG		 5327 /*
5328 * Do not retry the unhandleable instruction if it faults on the
5329 * readonly host memory, otherwise it will goto a infinite loop:
5330 * retry instruction -> write #PF -> emulation fail -> retry
5331 * instruction -> ...
5332 */
5333 pfn = gfn_to_pfn(vcpu->kvm, gpa_to_gfn(gpa));
95b3cf69
XG		 5334
5335 /*
5336 * If the instruction failed on the error pfn, it can not be fixed,
5337 * report the error to userspace.
5338 */
5339 if (is_error_noslot_pfn(pfn))
5340 return false;
5341
5342 kvm_release_pfn_clean(pfn);
5343
5344 /* The instructions are well-emulated on direct mmu. */
5345 if (vcpu->arch.mmu.direct_map) {
5346 unsigned int indirect_shadow_pages;
5347
5348 spin_lock(&vcpu->kvm->mmu_lock);
5349 indirect_shadow_pages = vcpu->kvm->arch.indirect_shadow_pages;
5350 spin_unlock(&vcpu->kvm->mmu_lock);
5351
5352 if (indirect_shadow_pages)
5353 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
5354
a6f177ef 5355 return true;
8e3d9d06 5356 }
a6f177ef 5357
95b3cf69
XG		 5358 /*
5359 * if emulation was due to access to shadowed page table
5360 * and it failed try to unshadow page and re-enter the
5361 * guest to let CPU execute the instruction.
5362 */
5363 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
93c05d3e
XG		 5364
5365 /*
5366 * If the access faults on its page table, it can not
5367 * be fixed by unprotecting shadow page and it should
5368 * be reported to userspace.
5369 */
5370 return !write_fault_to_shadow_pgtable;
a6f177ef
GN		 5371}
5372
1cb3f3ae
XG		 5373static bool retry_instruction(struct x86_emulate_ctxt *ctxt,
5374 unsigned long cr2, int emulation_type)
5375{
5376 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
5377 unsigned long last_retry_eip, last_retry_addr, gpa = cr2;
5378
5379 last_retry_eip = vcpu->arch.last_retry_eip;
5380 last_retry_addr = vcpu->arch.last_retry_addr;
5381
5382 /*
5383 * If the emulation is caused by #PF and it is non-page_table
5384 * writing instruction, it means the VM-EXIT is caused by shadow
5385 * page protected, we can zap the shadow page and retry this
5386 * instruction directly.
5387 *
5388 * Note: if the guest uses a non-page-table modifying instruction
5389 * on the PDE that points to the instruction, then we will unmap
5390 * the instruction and go to an infinite loop. So, we cache the
5391 * last retried eip and the last fault address, if we meet the eip
5392 * and the address again, we can break out of the potential infinite
5393 * loop.
5394 */
5395 vcpu->arch.last_retry_eip = vcpu->arch.last_retry_addr = 0;
5396
5397 if (!(emulation_type & EMULTYPE_RETRY))
5398 return false;
5399
5400 if (x86_page_table_writing_insn(ctxt))
5401 return false;
5402
5403 if (ctxt->eip == last_retry_eip && last_retry_addr == cr2)
5404 return false;
5405
5406 vcpu->arch.last_retry_eip = ctxt->eip;
5407 vcpu->arch.last_retry_addr = cr2;
5408
5409 if (!vcpu->arch.mmu.direct_map)
5410 gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL);
5411
22368028 5412 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
1cb3f3ae
XG		 5413
5414 return true;
5415}
5416
716d51ab
GN		 5417static int complete_emulated_mmio(struct kvm_vcpu *vcpu);
5418static int complete_emulated_pio(struct kvm_vcpu *vcpu);
5419
64d60670 5420static void kvm_smm_changed(struct kvm_vcpu *vcpu)
a584539b 5421{
64d60670 5422 if (!(vcpu->arch.hflags & HF_SMM_MASK)) {
660a5d51
PB		 5423 /* This is a good place to trace that we are exiting SMM. */
5424 trace_kvm_enter_smm(vcpu->vcpu_id, vcpu->arch.smbase, false);
5425
c43203ca
PB		 5426 /* Process a latched INIT or SMI, if any. */
5427 kvm_make_request(KVM_REQ_EVENT, vcpu);
64d60670 5428 }
699023e2
PB		 5429
5430 kvm_mmu_reset_context(vcpu);
64d60670
PB		 5431}
5432
5433static void kvm_set_hflags(struct kvm_vcpu *vcpu, unsigned emul_flags)
5434{
5435 unsigned changed = vcpu->arch.hflags ^ emul_flags;
5436
a584539b 5437 vcpu->arch.hflags = emul_flags;
64d60670
PB		 5438
5439 if (changed & HF_SMM_MASK)
5440 kvm_smm_changed(vcpu);
a584539b
PB		 5441}
5442
4a1e10d5
PB		 5443static int kvm_vcpu_check_hw_bp(unsigned long addr, u32 type, u32 dr7,
5444 unsigned long *db)
5445{
5446 u32 dr6 = 0;
5447 int i;
5448 u32 enable, rwlen;
5449
5450 enable = dr7;
5451 rwlen = dr7 >> 16;
5452 for (i = 0; i < 4; i++, enable >>= 2, rwlen >>= 4)
5453 if ((enable & 3) && (rwlen & 15) == type && db[i] == addr)
5454 dr6 |= (1 << i);
5455 return dr6;
5456}
5457
6addfc42 5458static void kvm_vcpu_check_singlestep(struct kvm_vcpu *vcpu, unsigned long rflags, int *r)
663f4c61
PB		 5459{
5460 struct kvm_run *kvm_run = vcpu->run;
5461
5462 /*
6addfc42
PB		 5463 * rflags is the old, "raw" value of the flags. The new value has
5464 * not been saved yet.
663f4c61
PB		 5465 *
5466 * This is correct even for TF set by the guest, because "the
5467 * processor will not generate this exception after the instruction
5468 * that sets the TF flag".
5469 */
663f4c61
PB		 5470 if (unlikely(rflags & X86_EFLAGS_TF)) {
5471 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) {
6f43ed01
NA		 5472 kvm_run->debug.arch.dr6 = DR6_BS | DR6_FIXED_1 |
5473 DR6_RTM;
663f4c61
PB		 5474 kvm_run->debug.arch.pc = vcpu->arch.singlestep_rip;
5475 kvm_run->debug.arch.exception = DB_VECTOR;
5476 kvm_run->exit_reason = KVM_EXIT_DEBUG;
5477 *r = EMULATE_USER_EXIT;
5478 } else {
663f4c61
PB		 5479 /*
5480 * "Certain debug exceptions may clear bit 0-3. The
5481 * remaining contents of the DR6 register are never
5482 * cleared by the processor".
5483 */
5484 vcpu->arch.dr6 &= ~15;
6f43ed01 5485 vcpu->arch.dr6 |= DR6_BS | DR6_RTM;
663f4c61
PB		 5486 kvm_queue_exception(vcpu, DB_VECTOR);
5487 }
5488 }
5489}
5490
6affcbed
KH		 5491int kvm_skip_emulated_instruction(struct kvm_vcpu *vcpu)
5492{
5493 unsigned long rflags = kvm_x86_ops->get_rflags(vcpu);
5494 int r = EMULATE_DONE;
5495
5496 kvm_x86_ops->skip_emulated_instruction(vcpu);
5497 kvm_vcpu_check_singlestep(vcpu, rflags, &r);
5498 return r == EMULATE_DONE;
5499}
5500EXPORT_SYMBOL_GPL(kvm_skip_emulated_instruction);
5501
4a1e10d5
PB		 5502static bool kvm_vcpu_check_breakpoint(struct kvm_vcpu *vcpu, int *r)
5503{
4a1e10d5
PB		 5504 if (unlikely(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) &&
5505 (vcpu->arch.guest_debug_dr7 & DR7_BP_EN_MASK)) {
82b32774
NA		 5506 struct kvm_run *kvm_run = vcpu->run;
5507 unsigned long eip = kvm_get_linear_rip(vcpu);
5508 u32 dr6 = kvm_vcpu_check_hw_bp(eip, 0,
4a1e10d5
PB		 5509 vcpu->arch.guest_debug_dr7,
5510 vcpu->arch.eff_db);
5511
5512 if (dr6 != 0) {
6f43ed01 5513 kvm_run->debug.arch.dr6 = dr6 | DR6_FIXED_1 | DR6_RTM;
82b32774 5514 kvm_run->debug.arch.pc = eip;
4a1e10d5
PB		 5515 kvm_run->debug.arch.exception = DB_VECTOR;
5516 kvm_run->exit_reason = KVM_EXIT_DEBUG;
5517 *r = EMULATE_USER_EXIT;
5518 return true;
5519 }
5520 }
5521
4161a569
NA		 5522 if (unlikely(vcpu->arch.dr7 & DR7_BP_EN_MASK) &&
5523 !(kvm_get_rflags(vcpu) & X86_EFLAGS_RF)) {
82b32774
NA		 5524 unsigned long eip = kvm_get_linear_rip(vcpu);
5525 u32 dr6 = kvm_vcpu_check_hw_bp(eip, 0,
4a1e10d5
PB		 5526 vcpu->arch.dr7,
5527 vcpu->arch.db);
5528
5529 if (dr6 != 0) {
5530 vcpu->arch.dr6 &= ~15;
6f43ed01 5531 vcpu->arch.dr6 |= dr6 | DR6_RTM;
4a1e10d5
PB		 5532 kvm_queue_exception(vcpu, DB_VECTOR);
5533 *r = EMULATE_DONE;
5534 return true;
5535 }
5536 }
5537
5538 return false;
5539}
5540
51d8b661
AP		 5541int x86_emulate_instruction(struct kvm_vcpu *vcpu,
5542 unsigned long cr2,
dc25e89e
AP		 5543 int emulation_type,
5544 void *insn,
5545 int insn_len)
bbd9b64e 5546{
95cb2295 5547 int r;
9d74191a 5548 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
7ae441ea 5549 bool writeback = true;
93c05d3e 5550 bool write_fault_to_spt = vcpu->arch.write_fault_to_shadow_pgtable;
bbd9b64e 5551
93c05d3e
XG		 5552 /*
5553 * Clear write_fault_to_shadow_pgtable here to ensure it is
5554 * never reused.
5555 */
5556 vcpu->arch.write_fault_to_shadow_pgtable = false;
26eef70c 5557 kvm_clear_exception_queue(vcpu);
8d7d8102 5558
571008da 5559 if (!(emulation_type & EMULTYPE_NO_DECODE)) {
8ec4722d 5560 init_emulate_ctxt(vcpu);
4a1e10d5
PB		 5561
5562 /*
5563 * We will reenter on the same instruction since
5564 * we do not set complete_userspace_io. This does not
5565 * handle watchpoints yet, those would be handled in
5566 * the emulate_ops.
5567 */
5568 if (kvm_vcpu_check_breakpoint(vcpu, &r))
5569 return r;
5570
9d74191a
TY		 5571 ctxt->interruptibility = 0;
5572 ctxt->have_exception = false;
e0ad0b47 5573 ctxt->exception.vector = -1;
9d74191a 5574 ctxt->perm_ok = false;
bbd9b64e 5575
b51e974f 5576 ctxt->ud = emulation_type & EMULTYPE_TRAP_UD;
4005996e 5577
9d74191a 5578 r = x86_decode_insn(ctxt, insn, insn_len);
bbd9b64e 5579
e46479f8 5580 trace_kvm_emulate_insn_start(vcpu);
f2b5756b 5581 ++vcpu->stat.insn_emulation;
1d2887e2 5582 if (r != EMULATION_OK) {
4005996e
AK		 5583 if (emulation_type & EMULTYPE_TRAP_UD)
5584 return EMULATE_FAIL;
991eebf9
GN		 5585 if (reexecute_instruction(vcpu, cr2, write_fault_to_spt,
5586 emulation_type))
bbd9b64e 5587 return EMULATE_DONE;
6d77dbfc
GN		 5588 if (emulation_type & EMULTYPE_SKIP)
5589 return EMULATE_FAIL;
5590 return handle_emulation_failure(vcpu);
bbd9b64e
CO		 5591 }
5592 }
5593
ba8afb6b 5594 if (emulation_type & EMULTYPE_SKIP) {
9dac77fa 5595 kvm_rip_write(vcpu, ctxt->_eip);
bb663c7a
NA		 5596 if (ctxt->eflags & X86_EFLAGS_RF)
5597 kvm_set_rflags(vcpu, ctxt->eflags & ~X86_EFLAGS_RF);
ba8afb6b
GN		 5598 return EMULATE_DONE;
5599 }
5600
1cb3f3ae
XG		 5601 if (retry_instruction(ctxt, cr2, emulation_type))
5602 return EMULATE_DONE;
5603
7ae441ea 5604 /* this is needed for vmware backdoor interface to work since it
4d2179e1 5605 changes registers values during IO operation */
7ae441ea
GN		 5606 if (vcpu->arch.emulate_regs_need_sync_from_vcpu) {
5607 vcpu->arch.emulate_regs_need_sync_from_vcpu = false;
dd856efa 5608 emulator_invalidate_register_cache(ctxt);
7ae441ea 5609 }
4d2179e1 5610
5cd21917 5611restart:
9d74191a 5612 r = x86_emulate_insn(ctxt);
bbd9b64e 5613
775fde86
JR		 5614 if (r == EMULATION_INTERCEPTED)
5615 return EMULATE_DONE;
5616
d2ddd1c4 5617 if (r == EMULATION_FAILED) {
991eebf9
GN		 5618 if (reexecute_instruction(vcpu, cr2, write_fault_to_spt,
5619 emulation_type))
c3cd7ffa
GN		 5620 return EMULATE_DONE;
5621
6d77dbfc 5622 return handle_emulation_failure(vcpu);
bbd9b64e
CO		 5623 }
5624
9d74191a 5625 if (ctxt->have_exception) {
d2ddd1c4 5626 r = EMULATE_DONE;
ef54bcfe
PB		 5627 if (inject_emulated_exception(vcpu))
5628 return r;
d2ddd1c4 5629 } else if (vcpu->arch.pio.count) {
0912c977
PB		 5630 if (!vcpu->arch.pio.in) {
5631 /* FIXME: return into emulator if single-stepping. */
3457e419 5632 vcpu->arch.pio.count = 0;
0912c977 5633 } else {
7ae441ea 5634 writeback = false;
716d51ab
GN		 5635 vcpu->arch.complete_userspace_io = complete_emulated_pio;
5636 }
ac0a48c3 5637 r = EMULATE_USER_EXIT;
7ae441ea
GN		 5638 } else if (vcpu->mmio_needed) {
5639 if (!vcpu->mmio_is_write)
5640 writeback = false;
ac0a48c3 5641 r = EMULATE_USER_EXIT;
716d51ab 5642 vcpu->arch.complete_userspace_io = complete_emulated_mmio;
7ae441ea 5643 } else if (r == EMULATION_RESTART)
5cd21917 5644 goto restart;
d2ddd1c4
GN		 5645 else
5646 r = EMULATE_DONE;
f850e2e6 5647
7ae441ea 5648 if (writeback) {
6addfc42 5649 unsigned long rflags = kvm_x86_ops->get_rflags(vcpu);
9d74191a 5650 toggle_interruptibility(vcpu, ctxt->interruptibility);
7ae441ea 5651 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
a584539b
PB		 5652 if (vcpu->arch.hflags != ctxt->emul_flags)
5653 kvm_set_hflags(vcpu, ctxt->emul_flags);
9d74191a 5654 kvm_rip_write(vcpu, ctxt->eip);
663f4c61 5655 if (r == EMULATE_DONE)
6addfc42 5656 kvm_vcpu_check_singlestep(vcpu, rflags, &r);
38827dbd
NA		 5657 if (!ctxt->have_exception ||
5658 exception_type(ctxt->exception.vector) == EXCPT_TRAP)
5659 __kvm_set_rflags(vcpu, ctxt->eflags);
6addfc42
PB		 5660
5661 /*
5662 * For STI, interrupts are shadowed; so KVM_REQ_EVENT will
5663 * do nothing, and it will be requested again as soon as
5664 * the shadow expires. But we still need to check here,
5665 * because POPF has no interrupt shadow.
5666 */
5667 if (unlikely((ctxt->eflags & ~rflags) & X86_EFLAGS_IF))
5668 kvm_make_request(KVM_REQ_EVENT, vcpu);
7ae441ea
GN		 5669 } else
5670 vcpu->arch.emulate_regs_need_sync_to_vcpu = true;
e85d28f8
GN		 5671
5672 return r;
de7d789a 5673}
51d8b661 5674EXPORT_SYMBOL_GPL(x86_emulate_instruction);
de7d789a 5675
cf8f70bf 5676int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port)
de7d789a 5677{
cf8f70bf 5678 unsigned long val = kvm_register_read(vcpu, VCPU_REGS_RAX);
ca1d4a9e
AK		 5679 int ret = emulator_pio_out_emulated(&vcpu->arch.emulate_ctxt,
5680 size, port, &val, 1);
cf8f70bf 5681 /* do not return to emulator after return from userspace */
7972995b 5682 vcpu->arch.pio.count = 0;
de7d789a
CO		 5683 return ret;
5684}
cf8f70bf 5685EXPORT_SYMBOL_GPL(kvm_fast_pio_out);
de7d789a 5686
8370c3d0
TL		 5687static int complete_fast_pio_in(struct kvm_vcpu *vcpu)
5688{
5689 unsigned long val;
5690
5691 /* We should only ever be called with arch.pio.count equal to 1 */
5692 BUG_ON(vcpu->arch.pio.count != 1);
5693
5694 /* For size less than 4 we merge, else we zero extend */
5695 val = (vcpu->arch.pio.size < 4) ? kvm_register_read(vcpu, VCPU_REGS_RAX)
5696 : 0;
5697
5698 /*
5699 * Since vcpu->arch.pio.count == 1 let emulator_pio_in_emulated perform
5700 * the copy and tracing
5701 */
5702 emulator_pio_in_emulated(&vcpu->arch.emulate_ctxt, vcpu->arch.pio.size,
5703 vcpu->arch.pio.port, &val, 1);
5704 kvm_register_write(vcpu, VCPU_REGS_RAX, val);
5705
5706 return 1;
5707}
5708
5709int kvm_fast_pio_in(struct kvm_vcpu *vcpu, int size, unsigned short port)
5710{
5711 unsigned long val;
5712 int ret;
5713
5714 /* For size less than 4 we merge, else we zero extend */
5715 val = (size < 4) ? kvm_register_read(vcpu, VCPU_REGS_RAX) : 0;
5716
5717 ret = emulator_pio_in_emulated(&vcpu->arch.emulate_ctxt, size, port,
5718 &val, 1);
5719 if (ret) {
5720 kvm_register_write(vcpu, VCPU_REGS_RAX, val);
5721 return ret;
5722 }
5723
5724 vcpu->arch.complete_userspace_io = complete_fast_pio_in;
5725
5726 return 0;
5727}
5728EXPORT_SYMBOL_GPL(kvm_fast_pio_in);
5729
251a5fd6 5730static int kvmclock_cpu_down_prep(unsigned int cpu)
8cfdc000 5731{
0a3aee0d 5732 __this_cpu_write(cpu_tsc_khz, 0);
251a5fd6 5733 return 0;
8cfdc000
ZA		 5734}
5735
5736static void tsc_khz_changed(void *data)
c8076604 5737{
8cfdc000
ZA		 5738 struct cpufreq_freqs *freq = data;
5739 unsigned long khz = 0;
5740
5741 if (data)
5742 khz = freq->new;
5743 else if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
5744 khz = cpufreq_quick_get(raw_smp_processor_id());
5745 if (!khz)
5746 khz = tsc_khz;
0a3aee0d 5747 __this_cpu_write(cpu_tsc_khz, khz);
c8076604
GH		 5748}
5749
c8076604
GH		 5750static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val,
5751 void *data)
5752{
5753 struct cpufreq_freqs *freq = data;
5754 struct kvm *kvm;
5755 struct kvm_vcpu *vcpu;
5756 int i, send_ipi = 0;
5757
8cfdc000
ZA		 5758 /*
5759 * We allow guests to temporarily run on slowing clocks,
5760 * provided we notify them after, or to run on accelerating
5761 * clocks, provided we notify them before. Thus time never
5762 * goes backwards.
5763 *
5764 * However, we have a problem. We can't atomically update
5765 * the frequency of a given CPU from this function; it is
5766 * merely a notifier, which can be called from any CPU.
5767 * Changing the TSC frequency at arbitrary points in time
5768 * requires a recomputation of local variables related to
5769 * the TSC for each VCPU. We must flag these local variables
5770 * to be updated and be sure the update takes place with the
5771 * new frequency before any guests proceed.
5772 *
5773 * Unfortunately, the combination of hotplug CPU and frequency
5774 * change creates an intractable locking scenario; the order
5775 * of when these callouts happen is undefined with respect to
5776 * CPU hotplug, and they can race with each other. As such,
5777 * merely setting per_cpu(cpu_tsc_khz) = X during a hotadd is
5778 * undefined; you can actually have a CPU frequency change take
5779 * place in between the computation of X and the setting of the
5780 * variable. To protect against this problem, all updates of
5781 * the per_cpu tsc_khz variable are done in an interrupt
5782 * protected IPI, and all callers wishing to update the value
5783 * must wait for a synchronous IPI to complete (which is trivial
5784 * if the caller is on the CPU already). This establishes the
5785 * necessary total order on variable updates.
5786 *
5787 * Note that because a guest time update may take place
5788 * anytime after the setting of the VCPU's request bit, the
5789 * correct TSC value must be set before the request. However,
5790 * to ensure the update actually makes it to any guest which
5791 * starts running in hardware virtualization between the set
5792 * and the acquisition of the spinlock, we must also ping the
5793 * CPU after setting the request bit.
5794 *
5795 */
5796
c8076604
GH		 5797 if (val == CPUFREQ_PRECHANGE && freq->old > freq->new)
5798 return 0;
5799 if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new)
5800 return 0;
8cfdc000
ZA		 5801
5802 smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1);
c8076604 5803
2f303b74 5804 spin_lock(&kvm_lock);
c8076604 5805 list_for_each_entry(kvm, &vm_list, vm_list) {
988a2cae 5806 kvm_for_each_vcpu(i, vcpu, kvm) {
c8076604
GH		 5807 if (vcpu->cpu != freq->cpu)
5808 continue;
c285545f 5809 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
c8076604 5810 if (vcpu->cpu != smp_processor_id())
8cfdc000 5811 send_ipi = 1;
c8076604
GH		 5812 }
5813 }
2f303b74 5814 spin_unlock(&kvm_lock);
c8076604
GH		 5815
5816 if (freq->old < freq->new && send_ipi) {
5817 /*
5818 * We upscale the frequency. Must make the guest
5819 * doesn't see old kvmclock values while running with
5820 * the new frequency, otherwise we risk the guest sees
5821 * time go backwards.
5822 *
5823 * In case we update the frequency for another cpu
5824 * (which might be in guest context) send an interrupt
5825 * to kick the cpu out of guest context. Next time
5826 * guest context is entered kvmclock will be updated,
5827 * so the guest will not see stale values.
5828 */
8cfdc000 5829 smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1);
c8076604
GH		 5830 }
5831 return 0;
5832}
5833
5834static struct notifier_block kvmclock_cpufreq_notifier_block = {
8cfdc000
ZA		 5835 .notifier_call = kvmclock_cpufreq_notifier
5836};
5837
251a5fd6 5838static int kvmclock_cpu_online(unsigned int cpu)
8cfdc000 5839{
251a5fd6
SAS		 5840 tsc_khz_changed(NULL);
5841 return 0;
8cfdc000
ZA		 5842}
5843
b820cc0c
ZA		 5844static void kvm_timer_init(void)
5845{
c285545f 5846 max_tsc_khz = tsc_khz;
460dd42e 5847
b820cc0c 5848 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
c285545f
ZA		 5849#ifdef CONFIG_CPU_FREQ
5850 struct cpufreq_policy policy;
758f588d
BP		 5851 int cpu;
5852
c285545f 5853 memset(&policy, 0, sizeof(policy));
3e26f230
AK		 5854 cpu = get_cpu();
5855 cpufreq_get_policy(&policy, cpu);
c285545f
ZA		 5856 if (policy.cpuinfo.max_freq)
5857 max_tsc_khz = policy.cpuinfo.max_freq;
3e26f230 5858 put_cpu();
c285545f 5859#endif
b820cc0c
ZA		 5860 cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block,
5861 CPUFREQ_TRANSITION_NOTIFIER);
5862 }
c285545f 5863 pr_debug("kvm: max_tsc_khz = %ld\n", max_tsc_khz);
460dd42e 5864
73c1b41e 5865 cpuhp_setup_state(CPUHP_AP_X86_KVM_CLK_ONLINE, "x86/kvm/clk:online",
251a5fd6 5866 kvmclock_cpu_online, kvmclock_cpu_down_prep);
b820cc0c
ZA		 5867}
5868
ff9d07a0
ZY		 5869static DEFINE_PER_CPU(struct kvm_vcpu *, current_vcpu);
5870
f5132b01 5871int kvm_is_in_guest(void)
ff9d07a0 5872{
086c9855 5873 return __this_cpu_read(current_vcpu) != NULL;
ff9d07a0
ZY		 5874}
5875
5876static int kvm_is_user_mode(void)
5877{
5878 int user_mode = 3;
dcf46b94 5879
086c9855
AS		 5880 if (__this_cpu_read(current_vcpu))
5881 user_mode = kvm_x86_ops->get_cpl(__this_cpu_read(current_vcpu));
dcf46b94 5882
ff9d07a0
ZY		 5883 return user_mode != 0;
5884}
5885
5886static unsigned long kvm_get_guest_ip(void)
5887{
5888 unsigned long ip = 0;
dcf46b94 5889
086c9855
AS		 5890 if (__this_cpu_read(current_vcpu))
5891 ip = kvm_rip_read(__this_cpu_read(current_vcpu));
dcf46b94 5892
ff9d07a0
ZY		 5893 return ip;
5894}
5895
5896static struct perf_guest_info_callbacks kvm_guest_cbs = {
5897 .is_in_guest = kvm_is_in_guest,
5898 .is_user_mode = kvm_is_user_mode,
5899 .get_guest_ip = kvm_get_guest_ip,
5900};
5901
5902void kvm_before_handle_nmi(struct kvm_vcpu *vcpu)
5903{
086c9855 5904 __this_cpu_write(current_vcpu, vcpu);
ff9d07a0
ZY		 5905}
5906EXPORT_SYMBOL_GPL(kvm_before_handle_nmi);
5907
5908void kvm_after_handle_nmi(struct kvm_vcpu *vcpu)
5909{
086c9855 5910 __this_cpu_write(current_vcpu, NULL);
ff9d07a0
ZY		 5911}
5912EXPORT_SYMBOL_GPL(kvm_after_handle_nmi);
5913
ce88decf
XG		 5914static void kvm_set_mmio_spte_mask(void)
5915{
5916 u64 mask;
5917 int maxphyaddr = boot_cpu_data.x86_phys_bits;
5918
5919 /*
5920 * Set the reserved bits and the present bit of an paging-structure
5921 * entry to generate page fault with PFER.RSV = 1.
5922 */
885032b9 5923 /* Mask the reserved physical address bits. */
d1431483 5924 mask = rsvd_bits(maxphyaddr, 51);
885032b9
XG		 5925
5926 /* Bit 62 is always reserved for 32bit host. */
5927 mask |= 0x3ull << 62;
5928
5929 /* Set the present bit. */
ce88decf
XG		 5930 mask |= 1ull;
5931
5932#ifdef CONFIG_X86_64
5933 /*
5934 * If reserved bit is not supported, clear the present bit to disable
5935 * mmio page fault.
5936 */
5937 if (maxphyaddr == 52)
5938 mask &= ~1ull;
5939#endif
5940
5941 kvm_mmu_set_mmio_spte_mask(mask);
5942}
5943
16e8d74d
MT		 5944#ifdef CONFIG_X86_64
5945static void pvclock_gtod_update_fn(struct work_struct *work)
5946{
d828199e
MT		 5947 struct kvm *kvm;
5948
5949 struct kvm_vcpu *vcpu;
5950 int i;
5951
2f303b74 5952 spin_lock(&kvm_lock);
d828199e
MT		 5953 list_for_each_entry(kvm, &vm_list, vm_list)
5954 kvm_for_each_vcpu(i, vcpu, kvm)
105b21bb 5955 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
d828199e 5956 atomic_set(&kvm_guest_has_master_clock, 0);
2f303b74 5957 spin_unlock(&kvm_lock);
16e8d74d
MT		 5958}
5959
5960static DECLARE_WORK(pvclock_gtod_work, pvclock_gtod_update_fn);
5961
5962/*
5963 * Notification about pvclock gtod data update.
5964 */
5965static int pvclock_gtod_notify(struct notifier_block *nb, unsigned long unused,
5966 void *priv)
5967{
5968 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
5969 struct timekeeper *tk = priv;
5970
5971 update_pvclock_gtod(tk);
5972
5973 /* disable master clock if host does not trust, or does not
5974 * use, TSC clocksource
5975 */
5976 if (gtod->clock.vclock_mode != VCLOCK_TSC &&
5977 atomic_read(&kvm_guest_has_master_clock) != 0)
5978 queue_work(system_long_wq, &pvclock_gtod_work);
5979
5980 return 0;
5981}
5982
5983static struct notifier_block pvclock_gtod_notifier = {
5984 .notifier_call = pvclock_gtod_notify,
5985};
5986#endif
5987
f8c16bba 5988int kvm_arch_init(void *opaque)
043405e1 5989{
b820cc0c 5990 int r;
6b61edf7 5991 struct kvm_x86_ops *ops = opaque;
f8c16bba 5992
f8c16bba
ZX		 5993 if (kvm_x86_ops) {
5994 printk(KERN_ERR "kvm: already loaded the other module\n");
56c6d28a
ZX		 5995 r = -EEXIST;
5996 goto out;
f8c16bba
ZX		 5997 }
5998
5999 if (!ops->cpu_has_kvm_support()) {
6000 printk(KERN_ERR "kvm: no hardware support\n");
56c6d28a
ZX		 6001 r = -EOPNOTSUPP;
6002 goto out;
f8c16bba
ZX		 6003 }
6004 if (ops->disabled_by_bios()) {
6005 printk(KERN_ERR "kvm: disabled by bios\n");
56c6d28a
ZX		 6006 r = -EOPNOTSUPP;
6007 goto out;
f8c16bba
ZX		 6008 }
6009
013f6a5d
MT		 6010 r = -ENOMEM;
6011 shared_msrs = alloc_percpu(struct kvm_shared_msrs);
6012 if (!shared_msrs) {
6013 printk(KERN_ERR "kvm: failed to allocate percpu kvm_shared_msrs\n");
6014 goto out;
6015 }
6016
97db56ce
AK		 6017 r = kvm_mmu_module_init();
6018 if (r)
013f6a5d 6019 goto out_free_percpu;
97db56ce 6020
ce88decf 6021 kvm_set_mmio_spte_mask();
97db56ce 6022
f8c16bba 6023 kvm_x86_ops = ops;
920c8377 6024
7b52345e 6025 kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK,
ffb128c8
BD		 6026 PT_DIRTY_MASK, PT64_NX_MASK, 0,
6027 PT_PRESENT_MASK);
b820cc0c 6028 kvm_timer_init();
c8076604 6029
ff9d07a0
ZY		 6030 perf_register_guest_info_callbacks(&kvm_guest_cbs);
6031
d366bf7e 6032 if (boot_cpu_has(X86_FEATURE_XSAVE))
2acf923e
DC		 6033 host_xcr0 = xgetbv(XCR_XFEATURE_ENABLED_MASK);
6034
c5cc421b 6035 kvm_lapic_init();
16e8d74d
MT		 6036#ifdef CONFIG_X86_64
6037 pvclock_gtod_register_notifier(&pvclock_gtod_notifier);
6038#endif
6039
f8c16bba 6040 return 0;
56c6d28a 6041
013f6a5d
MT		 6042out_free_percpu:
6043 free_percpu(shared_msrs);
56c6d28a 6044out:
56c6d28a 6045 return r;
043405e1 6046}
8776e519 6047
f8c16bba
ZX		 6048void kvm_arch_exit(void)
6049{
cef84c30 6050 kvm_lapic_exit();
ff9d07a0
ZY		 6051 perf_unregister_guest_info_callbacks(&kvm_guest_cbs);
6052
888d256e
JK		 6053 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
6054 cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block,
6055 CPUFREQ_TRANSITION_NOTIFIER);
251a5fd6 6056 cpuhp_remove_state_nocalls(CPUHP_AP_X86_KVM_CLK_ONLINE);
16e8d74d
MT		 6057#ifdef CONFIG_X86_64
6058 pvclock_gtod_unregister_notifier(&pvclock_gtod_notifier);
6059#endif
f8c16bba 6060 kvm_x86_ops = NULL;
56c6d28a 6061 kvm_mmu_module_exit();
013f6a5d 6062 free_percpu(shared_msrs);
56c6d28a 6063}
f8c16bba 6064
5cb56059 6065int kvm_vcpu_halt(struct kvm_vcpu *vcpu)
8776e519
HB		 6066{
6067 ++vcpu->stat.halt_exits;
35754c98 6068 if (lapic_in_kernel(vcpu)) {
a4535290 6069 vcpu->arch.mp_state = KVM_MP_STATE_HALTED;
8776e519
HB		 6070 return 1;
6071 } else {
6072 vcpu->run->exit_reason = KVM_EXIT_HLT;
6073 return 0;
6074 }
6075}
5cb56059
JS		 6076EXPORT_SYMBOL_GPL(kvm_vcpu_halt);
6077
6078int kvm_emulate_halt(struct kvm_vcpu *vcpu)
6079{
6affcbed
KH		 6080 int ret = kvm_skip_emulated_instruction(vcpu);
6081 /*
6082 * TODO: we might be squashing a GUESTDBG_SINGLESTEP-triggered
6083 * KVM_EXIT_DEBUG here.
6084 */
6085 return kvm_vcpu_halt(vcpu) && ret;
5cb56059 6086}
8776e519
HB		 6087EXPORT_SYMBOL_GPL(kvm_emulate_halt);
6088
6aef266c
SV		 6089/*
6090 * kvm_pv_kick_cpu_op: Kick a vcpu.
6091 *
6092 * @apicid - apicid of vcpu to be kicked.
6093 */
6094static void kvm_pv_kick_cpu_op(struct kvm *kvm, unsigned long flags, int apicid)
6095{
24d2166b 6096 struct kvm_lapic_irq lapic_irq;
6aef266c 6097
24d2166b
R		 6098 lapic_irq.shorthand = 0;
6099 lapic_irq.dest_mode = 0;
6100 lapic_irq.dest_id = apicid;
93bbf0b8 6101 lapic_irq.msi_redir_hint = false;
6aef266c 6102
24d2166b 6103 lapic_irq.delivery_mode = APIC_DM_REMRD;
795a149e 6104 kvm_irq_delivery_to_apic(kvm, NULL, &lapic_irq, NULL);
6aef266c
SV		 6105}
6106
d62caabb
AS		 6107void kvm_vcpu_deactivate_apicv(struct kvm_vcpu *vcpu)
6108{
6109 vcpu->arch.apicv_active = false;
6110 kvm_x86_ops->refresh_apicv_exec_ctrl(vcpu);
6111}
6112
8776e519
HB		 6113int kvm_emulate_hypercall(struct kvm_vcpu *vcpu)
6114{
6115 unsigned long nr, a0, a1, a2, a3, ret;
6affcbed 6116 int op_64_bit, r;
8776e519 6117
6affcbed 6118 r = kvm_skip_emulated_instruction(vcpu);
5cb56059 6119
55cd8e5a
GN		 6120 if (kvm_hv_hypercall_enabled(vcpu->kvm))
6121 return kvm_hv_hypercall(vcpu);
6122
5fdbf976
MT		 6123 nr = kvm_register_read(vcpu, VCPU_REGS_RAX);
6124 a0 = kvm_register_read(vcpu, VCPU_REGS_RBX);
6125 a1 = kvm_register_read(vcpu, VCPU_REGS_RCX);
6126 a2 = kvm_register_read(vcpu, VCPU_REGS_RDX);
6127 a3 = kvm_register_read(vcpu, VCPU_REGS_RSI);
8776e519 6128
229456fc 6129 trace_kvm_hypercall(nr, a0, a1, a2, a3);
2714d1d3 6130
a449c7aa
NA		 6131 op_64_bit = is_64_bit_mode(vcpu);
6132 if (!op_64_bit) {
8776e519
HB		 6133 nr &= 0xFFFFFFFF;
6134 a0 &= 0xFFFFFFFF;
6135 a1 &= 0xFFFFFFFF;
6136 a2 &= 0xFFFFFFFF;
6137 a3 &= 0xFFFFFFFF;
6138 }
6139
07708c4a
JK		 6140 if (kvm_x86_ops->get_cpl(vcpu) != 0) {
6141 ret = -KVM_EPERM;
6142 goto out;
6143 }
6144
8776e519 6145 switch (nr) {
b93463aa
AK		 6146 case KVM_HC_VAPIC_POLL_IRQ:
6147 ret = 0;
6148 break;
6aef266c
SV		 6149 case KVM_HC_KICK_CPU:
6150 kvm_pv_kick_cpu_op(vcpu->kvm, a0, a1);
6151 ret = 0;
6152 break;
8776e519
HB		 6153 default:
6154 ret = -KVM_ENOSYS;
6155 break;
6156 }
07708c4a 6157out:
a449c7aa
NA		 6158 if (!op_64_bit)
6159 ret = (u32)ret;
5fdbf976 6160 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
f11c3a8d 6161 ++vcpu->stat.hypercalls;
2f333bcb 6162 return r;
8776e519
HB		 6163}
6164EXPORT_SYMBOL_GPL(kvm_emulate_hypercall);
6165
b6785def 6166static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt)
8776e519 6167{
d6aa1000 6168 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
8776e519 6169 char instruction[3];
5fdbf976 6170 unsigned long rip = kvm_rip_read(vcpu);
8776e519 6171
8776e519 6172 kvm_x86_ops->patch_hypercall(vcpu, instruction);
8776e519 6173
ce2e852e
DV		 6174 return emulator_write_emulated(ctxt, rip, instruction, 3,
6175 &ctxt->exception);
8776e519
HB		 6176}
6177
851ba692 6178static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu)
b6c7a5dc 6179{
782d422b
MG		 6180 return vcpu->run->request_interrupt_window &&
6181 likely(!pic_in_kernel(vcpu->kvm));
b6c7a5dc
HB		 6182}
6183
851ba692 6184static void post_kvm_run_save(struct kvm_vcpu *vcpu)
b6c7a5dc 6185{
851ba692
AK		 6186 struct kvm_run *kvm_run = vcpu->run;
6187
91586a3b 6188 kvm_run->if_flag = (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0;
f077825a 6189 kvm_run->flags = is_smm(vcpu) ? KVM_RUN_X86_SMM : 0;
2d3ad1f4 6190 kvm_run->cr8 = kvm_get_cr8(vcpu);
b6c7a5dc 6191 kvm_run->apic_base = kvm_get_apic_base(vcpu);
127a457a
MG		 6192 kvm_run->ready_for_interrupt_injection =
6193 pic_in_kernel(vcpu->kvm) ||
782d422b 6194 kvm_vcpu_ready_for_interrupt_injection(vcpu);
b6c7a5dc
HB		 6195}
6196
95ba8273
GN		 6197static void update_cr8_intercept(struct kvm_vcpu *vcpu)
6198{
6199 int max_irr, tpr;
6200
6201 if (!kvm_x86_ops->update_cr8_intercept)
6202 return;
6203
bce87cce 6204 if (!lapic_in_kernel(vcpu))
88c808fd
AK		 6205 return;
6206
d62caabb
AS		 6207 if (vcpu->arch.apicv_active)
6208 return;
6209
8db3baa2
GN		 6210 if (!vcpu->arch.apic->vapic_addr)
6211 max_irr = kvm_lapic_find_highest_irr(vcpu);
6212 else
6213 max_irr = -1;
95ba8273
GN		 6214
6215 if (max_irr != -1)
6216 max_irr >>= 4;
6217
6218 tpr = kvm_lapic_get_cr8(vcpu);
6219
6220 kvm_x86_ops->update_cr8_intercept(vcpu, tpr, max_irr);
6221}
6222
b6b8a145 6223static int inject_pending_event(struct kvm_vcpu *vcpu, bool req_int_win)
95ba8273 6224{
b6b8a145
JK		 6225 int r;
6226
95ba8273 6227 /* try to reinject previous events if any */
b59bb7bd 6228 if (vcpu->arch.exception.pending) {
5c1c85d0
AK		 6229 trace_kvm_inj_exception(vcpu->arch.exception.nr,
6230 vcpu->arch.exception.has_error_code,
6231 vcpu->arch.exception.error_code);
d6e8c854
NA		 6232
6233 if (exception_type(vcpu->arch.exception.nr) == EXCPT_FAULT)
6234 __kvm_set_rflags(vcpu, kvm_get_rflags(vcpu) |
6235 X86_EFLAGS_RF);
6236
6bdf0662
NA		 6237 if (vcpu->arch.exception.nr == DB_VECTOR &&
6238 (vcpu->arch.dr7 & DR7_GD)) {
6239 vcpu->arch.dr7 &= ~DR7_GD;
6240 kvm_update_dr7(vcpu);
6241 }
6242
b59bb7bd
GN		 6243 kvm_x86_ops->queue_exception(vcpu, vcpu->arch.exception.nr,
6244 vcpu->arch.exception.has_error_code,
ce7ddec4
JR		 6245 vcpu->arch.exception.error_code,
6246 vcpu->arch.exception.reinject);
b6b8a145 6247 return 0;
b59bb7bd
GN		 6248 }
6249
95ba8273
GN		 6250 if (vcpu->arch.nmi_injected) {
6251 kvm_x86_ops->set_nmi(vcpu);
b6b8a145 6252 return 0;
95ba8273
GN		 6253 }
6254
6255 if (vcpu->arch.interrupt.pending) {
66fd3f7f 6256 kvm_x86_ops->set_irq(vcpu);
b6b8a145
JK		 6257 return 0;
6258 }
6259
6260 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events) {
6261 r = kvm_x86_ops->check_nested_events(vcpu, req_int_win);
6262 if (r != 0)
6263 return r;
95ba8273
GN		 6264 }
6265
6266 /* try to inject new event if pending */
c43203ca
PB		 6267 if (vcpu->arch.smi_pending && !is_smm(vcpu)) {
6268 vcpu->arch.smi_pending = false;
ee2cd4b7 6269 enter_smm(vcpu);
c43203ca 6270 } else if (vcpu->arch.nmi_pending && kvm_x86_ops->nmi_allowed(vcpu)) {
321c5658
YS		 6271 --vcpu->arch.nmi_pending;
6272 vcpu->arch.nmi_injected = true;
6273 kvm_x86_ops->set_nmi(vcpu);
c7c9c56c 6274 } else if (kvm_cpu_has_injectable_intr(vcpu)) {
9242b5b6
BD		 6275 /*
6276 * Because interrupts can be injected asynchronously, we are
6277 * calling check_nested_events again here to avoid a race condition.
6278 * See https://lkml.org/lkml/2014/7/2/60 for discussion about this
6279 * proposal and current concerns. Perhaps we should be setting
6280 * KVM_REQ_EVENT only on certain events and not unconditionally?
6281 */
6282 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events) {
6283 r = kvm_x86_ops->check_nested_events(vcpu, req_int_win);
6284 if (r != 0)
6285 return r;
6286 }
95ba8273 6287 if (kvm_x86_ops->interrupt_allowed(vcpu)) {
66fd3f7f
GN		 6288 kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu),
6289 false);
6290 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 6291 }
6292 }
ee2cd4b7 6293
b6b8a145 6294 return 0;
95ba8273
GN		 6295}
6296
7460fb4a
AK		 6297static void process_nmi(struct kvm_vcpu *vcpu)
6298{
6299 unsigned limit = 2;
6300
6301 /*
6302 * x86 is limited to one NMI running, and one NMI pending after it.
6303 * If an NMI is already in progress, limit further NMIs to just one.
6304 * Otherwise, allow two (and we'll inject the first one immediately).
6305 */
6306 if (kvm_x86_ops->get_nmi_mask(vcpu) || vcpu->arch.nmi_injected)
6307 limit = 1;
6308
6309 vcpu->arch.nmi_pending += atomic_xchg(&vcpu->arch.nmi_queued, 0);
6310 vcpu->arch.nmi_pending = min(vcpu->arch.nmi_pending, limit);
6311 kvm_make_request(KVM_REQ_EVENT, vcpu);
6312}
6313
660a5d51
PB		 6314#define put_smstate(type, buf, offset, val) \
6315 *(type *)((buf) + (offset) - 0x7e00) = val
6316
ee2cd4b7 6317static u32 enter_smm_get_segment_flags(struct kvm_segment *seg)
660a5d51
PB		 6318{
6319 u32 flags = 0;
6320 flags |= seg->g << 23;
6321 flags |= seg->db << 22;
6322 flags |= seg->l << 21;
6323 flags |= seg->avl << 20;
6324 flags |= seg->present << 15;
6325 flags |= seg->dpl << 13;
6326 flags |= seg->s << 12;
6327 flags |= seg->type << 8;
6328 return flags;
6329}
6330
ee2cd4b7 6331static void enter_smm_save_seg_32(struct kvm_vcpu *vcpu, char *buf, int n)
660a5d51
PB		 6332{
6333 struct kvm_segment seg;
6334 int offset;
6335
6336 kvm_get_segment(vcpu, &seg, n);
6337 put_smstate(u32, buf, 0x7fa8 + n * 4, seg.selector);
6338
6339 if (n < 3)
6340 offset = 0x7f84 + n * 12;
6341 else
6342 offset = 0x7f2c + (n - 3) * 12;
6343
6344 put_smstate(u32, buf, offset + 8, seg.base);
6345 put_smstate(u32, buf, offset + 4, seg.limit);
ee2cd4b7 6346 put_smstate(u32, buf, offset, enter_smm_get_segment_flags(&seg));
660a5d51
PB		 6347}
6348
efbb288a 6349#ifdef CONFIG_X86_64
ee2cd4b7 6350static void enter_smm_save_seg_64(struct kvm_vcpu *vcpu, char *buf, int n)
660a5d51
PB		 6351{
6352 struct kvm_segment seg;
6353 int offset;
6354 u16 flags;
6355
6356 kvm_get_segment(vcpu, &seg, n);
6357 offset = 0x7e00 + n * 16;
6358
ee2cd4b7 6359 flags = enter_smm_get_segment_flags(&seg) >> 8;
660a5d51
PB		 6360 put_smstate(u16, buf, offset, seg.selector);
6361 put_smstate(u16, buf, offset + 2, flags);
6362 put_smstate(u32, buf, offset + 4, seg.limit);
6363 put_smstate(u64, buf, offset + 8, seg.base);
6364}
efbb288a 6365#endif
660a5d51 6366
ee2cd4b7 6367static void enter_smm_save_state_32(struct kvm_vcpu *vcpu, char *buf)
660a5d51
PB		 6368{
6369 struct desc_ptr dt;
6370 struct kvm_segment seg;
6371 unsigned long val;
6372 int i;
6373
6374 put_smstate(u32, buf, 0x7ffc, kvm_read_cr0(vcpu));
6375 put_smstate(u32, buf, 0x7ff8, kvm_read_cr3(vcpu));
6376 put_smstate(u32, buf, 0x7ff4, kvm_get_rflags(vcpu));
6377 put_smstate(u32, buf, 0x7ff0, kvm_rip_read(vcpu));
6378
6379 for (i = 0; i < 8; i++)
6380 put_smstate(u32, buf, 0x7fd0 + i * 4, kvm_register_read(vcpu, i));
6381
6382 kvm_get_dr(vcpu, 6, &val);
6383 put_smstate(u32, buf, 0x7fcc, (u32)val);
6384 kvm_get_dr(vcpu, 7, &val);
6385 put_smstate(u32, buf, 0x7fc8, (u32)val);
6386
6387 kvm_get_segment(vcpu, &seg, VCPU_SREG_TR);
6388 put_smstate(u32, buf, 0x7fc4, seg.selector);
6389 put_smstate(u32, buf, 0x7f64, seg.base);
6390 put_smstate(u32, buf, 0x7f60, seg.limit);
ee2cd4b7 6391 put_smstate(u32, buf, 0x7f5c, enter_smm_get_segment_flags(&seg));
660a5d51
PB		 6392
6393 kvm_get_segment(vcpu, &seg, VCPU_SREG_LDTR);
6394 put_smstate(u32, buf, 0x7fc0, seg.selector);
6395 put_smstate(u32, buf, 0x7f80, seg.base);
6396 put_smstate(u32, buf, 0x7f7c, seg.limit);
ee2cd4b7 6397 put_smstate(u32, buf, 0x7f78, enter_smm_get_segment_flags(&seg));
660a5d51
PB		 6398
6399 kvm_x86_ops->get_gdt(vcpu, &dt);
6400 put_smstate(u32, buf, 0x7f74, dt.address);
6401 put_smstate(u32, buf, 0x7f70, dt.size);
6402
6403 kvm_x86_ops->get_idt(vcpu, &dt);
6404 put_smstate(u32, buf, 0x7f58, dt.address);
6405 put_smstate(u32, buf, 0x7f54, dt.size);
6406
6407 for (i = 0; i < 6; i++)
ee2cd4b7 6408 enter_smm_save_seg_32(vcpu, buf, i);
660a5d51
PB		 6409
6410 put_smstate(u32, buf, 0x7f14, kvm_read_cr4(vcpu));
6411
6412 /* revision id */
6413 put_smstate(u32, buf, 0x7efc, 0x00020000);
6414 put_smstate(u32, buf, 0x7ef8, vcpu->arch.smbase);
6415}
6416
ee2cd4b7 6417static void enter_smm_save_state_64(struct kvm_vcpu *vcpu, char *buf)
660a5d51
PB		 6418{
6419#ifdef CONFIG_X86_64
6420 struct desc_ptr dt;
6421 struct kvm_segment seg;
6422 unsigned long val;
6423 int i;
6424
6425 for (i = 0; i < 16; i++)
6426 put_smstate(u64, buf, 0x7ff8 - i * 8, kvm_register_read(vcpu, i));
6427
6428 put_smstate(u64, buf, 0x7f78, kvm_rip_read(vcpu));
6429 put_smstate(u32, buf, 0x7f70, kvm_get_rflags(vcpu));
6430
6431 kvm_get_dr(vcpu, 6, &val);
6432 put_smstate(u64, buf, 0x7f68, val);
6433 kvm_get_dr(vcpu, 7, &val);
6434 put_smstate(u64, buf, 0x7f60, val);
6435
6436 put_smstate(u64, buf, 0x7f58, kvm_read_cr0(vcpu));
6437 put_smstate(u64, buf, 0x7f50, kvm_read_cr3(vcpu));
6438 put_smstate(u64, buf, 0x7f48, kvm_read_cr4(vcpu));
6439
6440 put_smstate(u32, buf, 0x7f00, vcpu->arch.smbase);
6441
6442 /* revision id */
6443 put_smstate(u32, buf, 0x7efc, 0x00020064);
6444
6445 put_smstate(u64, buf, 0x7ed0, vcpu->arch.efer);
6446
6447 kvm_get_segment(vcpu, &seg, VCPU_SREG_TR);
6448 put_smstate(u16, buf, 0x7e90, seg.selector);
ee2cd4b7 6449 put_smstate(u16, buf, 0x7e92, enter_smm_get_segment_flags(&seg) >> 8);
660a5d51
PB		 6450 put_smstate(u32, buf, 0x7e94, seg.limit);
6451 put_smstate(u64, buf, 0x7e98, seg.base);
6452
6453 kvm_x86_ops->get_idt(vcpu, &dt);
6454 put_smstate(u32, buf, 0x7e84, dt.size);
6455 put_smstate(u64, buf, 0x7e88, dt.address);
6456
6457 kvm_get_segment(vcpu, &seg, VCPU_SREG_LDTR);
6458 put_smstate(u16, buf, 0x7e70, seg.selector);
ee2cd4b7 6459 put_smstate(u16, buf, 0x7e72, enter_smm_get_segment_flags(&seg) >> 8);
660a5d51
PB		 6460 put_smstate(u32, buf, 0x7e74, seg.limit);
6461 put_smstate(u64, buf, 0x7e78, seg.base);
6462
6463 kvm_x86_ops->get_gdt(vcpu, &dt);
6464 put_smstate(u32, buf, 0x7e64, dt.size);
6465 put_smstate(u64, buf, 0x7e68, dt.address);
6466
6467 for (i = 0; i < 6; i++)
ee2cd4b7 6468 enter_smm_save_seg_64(vcpu, buf, i);
660a5d51
PB		 6469#else
6470 WARN_ON_ONCE(1);
6471#endif
6472}
6473
ee2cd4b7 6474static void enter_smm(struct kvm_vcpu *vcpu)
64d60670 6475{
660a5d51 6476 struct kvm_segment cs, ds;
18c3626e 6477 struct desc_ptr dt;
660a5d51
PB		 6478 char buf[512];
6479 u32 cr0;
6480
660a5d51
PB		 6481 trace_kvm_enter_smm(vcpu->vcpu_id, vcpu->arch.smbase, true);
6482 vcpu->arch.hflags |= HF_SMM_MASK;
6483 memset(buf, 0, 512);
6484 if (guest_cpuid_has_longmode(vcpu))
ee2cd4b7 6485 enter_smm_save_state_64(vcpu, buf);
660a5d51 6486 else
ee2cd4b7 6487 enter_smm_save_state_32(vcpu, buf);
660a5d51 6488
54bf36aa 6489 kvm_vcpu_write_guest(vcpu, vcpu->arch.smbase + 0xfe00, buf, sizeof(buf));
660a5d51
PB		 6490
6491 if (kvm_x86_ops->get_nmi_mask(vcpu))
6492 vcpu->arch.hflags |= HF_SMM_INSIDE_NMI_MASK;
6493 else
6494 kvm_x86_ops->set_nmi_mask(vcpu, true);
6495
6496 kvm_set_rflags(vcpu, X86_EFLAGS_FIXED);
6497 kvm_rip_write(vcpu, 0x8000);
6498
6499 cr0 = vcpu->arch.cr0 & ~(X86_CR0_PE | X86_CR0_EM | X86_CR0_TS | X86_CR0_PG);
6500 kvm_x86_ops->set_cr0(vcpu, cr0);
6501 vcpu->arch.cr0 = cr0;
6502
6503 kvm_x86_ops->set_cr4(vcpu, 0);
6504
18c3626e
PB		 6505 /* Undocumented: IDT limit is set to zero on entry to SMM. */
6506 dt.address = dt.size = 0;
6507 kvm_x86_ops->set_idt(vcpu, &dt);
6508
660a5d51
PB		 6509 __kvm_set_dr(vcpu, 7, DR7_FIXED_1);
6510
6511 cs.selector = (vcpu->arch.smbase >> 4) & 0xffff;
6512 cs.base = vcpu->arch.smbase;
6513
6514 ds.selector = 0;
6515 ds.base = 0;
6516
6517 cs.limit = ds.limit = 0xffffffff;
6518 cs.type = ds.type = 0x3;
6519 cs.dpl = ds.dpl = 0;
6520 cs.db = ds.db = 0;
6521 cs.s = ds.s = 1;
6522 cs.l = ds.l = 0;
6523 cs.g = ds.g = 1;
6524 cs.avl = ds.avl = 0;
6525 cs.present = ds.present = 1;
6526 cs.unusable = ds.unusable = 0;
6527 cs.padding = ds.padding = 0;
6528
6529 kvm_set_segment(vcpu, &cs, VCPU_SREG_CS);
6530 kvm_set_segment(vcpu, &ds, VCPU_SREG_DS);
6531 kvm_set_segment(vcpu, &ds, VCPU_SREG_ES);
6532 kvm_set_segment(vcpu, &ds, VCPU_SREG_FS);
6533 kvm_set_segment(vcpu, &ds, VCPU_SREG_GS);
6534 kvm_set_segment(vcpu, &ds, VCPU_SREG_SS);
6535
6536 if (guest_cpuid_has_longmode(vcpu))
6537 kvm_x86_ops->set_efer(vcpu, 0);
6538
6539 kvm_update_cpuid(vcpu);
6540 kvm_mmu_reset_context(vcpu);
64d60670
PB		 6541}
6542
ee2cd4b7 6543static void process_smi(struct kvm_vcpu *vcpu)
c43203ca
PB		 6544{
6545 vcpu->arch.smi_pending = true;
6546 kvm_make_request(KVM_REQ_EVENT, vcpu);
6547}
6548
2860c4b1
PB		 6549void kvm_make_scan_ioapic_request(struct kvm *kvm)
6550{
6551 kvm_make_all_cpus_request(kvm, KVM_REQ_SCAN_IOAPIC);
6552}
6553
3d81bc7e 6554static void vcpu_scan_ioapic(struct kvm_vcpu *vcpu)
c7c9c56c 6555{
5c919412
AS		 6556 u64 eoi_exit_bitmap[4];
6557
3d81bc7e
YZ		 6558 if (!kvm_apic_hw_enabled(vcpu->arch.apic))
6559 return;
c7c9c56c 6560
6308630b 6561 bitmap_zero(vcpu->arch.ioapic_handled_vectors, 256);
c7c9c56c 6562
b053b2ae 6563 if (irqchip_split(vcpu->kvm))
6308630b 6564 kvm_scan_ioapic_routes(vcpu, vcpu->arch.ioapic_handled_vectors);
db2bdcbb 6565 else {
d62caabb
AS		 6566 if (vcpu->arch.apicv_active)
6567 kvm_x86_ops->sync_pir_to_irr(vcpu);
6308630b 6568 kvm_ioapic_scan_entry(vcpu, vcpu->arch.ioapic_handled_vectors);
db2bdcbb 6569 }
5c919412
AS		 6570 bitmap_or((ulong *)eoi_exit_bitmap, vcpu->arch.ioapic_handled_vectors,
6571 vcpu_to_synic(vcpu)->vec_bitmap, 256);
6572 kvm_x86_ops->load_eoi_exitmap(vcpu, eoi_exit_bitmap);
c7c9c56c
YZ		 6573}
6574
a70656b6
RK		 6575static void kvm_vcpu_flush_tlb(struct kvm_vcpu *vcpu)
6576{
6577 ++vcpu->stat.tlb_flush;
6578 kvm_x86_ops->tlb_flush(vcpu);
6579}
6580
4256f43f
TC		 6581void kvm_vcpu_reload_apic_access_page(struct kvm_vcpu *vcpu)
6582{
c24ae0dc
TC		 6583 struct page *page = NULL;
6584
35754c98 6585 if (!lapic_in_kernel(vcpu))
f439ed27
PB		 6586 return;
6587
4256f43f
TC		 6588 if (!kvm_x86_ops->set_apic_access_page_addr)
6589 return;
6590
c24ae0dc 6591 page = gfn_to_page(vcpu->kvm, APIC_DEFAULT_PHYS_BASE >> PAGE_SHIFT);
e8fd5e9e
AA		 6592 if (is_error_page(page))
6593 return;
c24ae0dc
TC		 6594 kvm_x86_ops->set_apic_access_page_addr(vcpu, page_to_phys(page));
6595
6596 /*
6597 * Do not pin apic access page in memory, the MMU notifier
6598 * will call us again if it is migrated or swapped out.
6599 */
6600 put_page(page);
4256f43f
TC		 6601}
6602EXPORT_SYMBOL_GPL(kvm_vcpu_reload_apic_access_page);
6603
fe71557a
TC		 6604void kvm_arch_mmu_notifier_invalidate_page(struct kvm *kvm,
6605 unsigned long address)
6606{
c24ae0dc
TC		 6607 /*
6608 * The physical address of apic access page is stored in the VMCS.
6609 * Update it when it becomes invalid.
6610 */
6611 if (address == gfn_to_hva(kvm, APIC_DEFAULT_PHYS_BASE >> PAGE_SHIFT))
6612 kvm_make_all_cpus_request(kvm, KVM_REQ_APIC_PAGE_RELOAD);
fe71557a
TC		 6613}
6614
9357d939 6615/*
362c698f 6616 * Returns 1 to let vcpu_run() continue the guest execution loop without
9357d939
TY		 6617 * exiting to the userspace. Otherwise, the value will be returned to the
6618 * userspace.
6619 */
851ba692 6620static int vcpu_enter_guest(struct kvm_vcpu *vcpu)
b6c7a5dc
HB		 6621{
6622 int r;
62a193ed
MG		 6623 bool req_int_win =
6624 dm_request_for_irq_injection(vcpu) &&
6625 kvm_cpu_accept_dm_intr(vcpu);
6626
730dca42 6627 bool req_immediate_exit = false;
b6c7a5dc 6628
3e007509 6629 if (vcpu->requests) {
a8eeb04a 6630 if (kvm_check_request(KVM_REQ_MMU_RELOAD, vcpu))
2e53d63a 6631 kvm_mmu_unload(vcpu);
a8eeb04a 6632 if (kvm_check_request(KVM_REQ_MIGRATE_TIMER, vcpu))
2f599714 6633 __kvm_migrate_timers(vcpu);
d828199e
MT		 6634 if (kvm_check_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu))
6635 kvm_gen_update_masterclock(vcpu->kvm);
0061d53d
MT		 6636 if (kvm_check_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu))
6637 kvm_gen_kvmclock_update(vcpu);
34c238a1
ZA		 6638 if (kvm_check_request(KVM_REQ_CLOCK_UPDATE, vcpu)) {
6639 r = kvm_guest_time_update(vcpu);
8cfdc000
ZA		 6640 if (unlikely(r))
6641 goto out;
6642 }
a8eeb04a 6643 if (kvm_check_request(KVM_REQ_MMU_SYNC, vcpu))
4731d4c7 6644 kvm_mmu_sync_roots(vcpu);
a8eeb04a 6645 if (kvm_check_request(KVM_REQ_TLB_FLUSH, vcpu))
a70656b6 6646 kvm_vcpu_flush_tlb(vcpu);
a8eeb04a 6647 if (kvm_check_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu)) {
851ba692 6648 vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS;
b93463aa
AK		 6649 r = 0;
6650 goto out;
6651 }
a8eeb04a 6652 if (kvm_check_request(KVM_REQ_TRIPLE_FAULT, vcpu)) {
851ba692 6653 vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN;
71c4dfaf
JR		 6654 r = 0;
6655 goto out;
6656 }
a8eeb04a 6657 if (kvm_check_request(KVM_REQ_DEACTIVATE_FPU, vcpu)) {
02daab21
AK		 6658 vcpu->fpu_active = 0;
6659 kvm_x86_ops->fpu_deactivate(vcpu);
6660 }
af585b92
GN		 6661 if (kvm_check_request(KVM_REQ_APF_HALT, vcpu)) {
6662 /* Page is swapped out. Do synthetic halt */
6663 vcpu->arch.apf.halted = true;
6664 r = 1;
6665 goto out;
6666 }
c9aaa895
GC		 6667 if (kvm_check_request(KVM_REQ_STEAL_UPDATE, vcpu))
6668 record_steal_time(vcpu);
64d60670
PB		 6669 if (kvm_check_request(KVM_REQ_SMI, vcpu))
6670 process_smi(vcpu);
7460fb4a
AK		 6671 if (kvm_check_request(KVM_REQ_NMI, vcpu))
6672 process_nmi(vcpu);
f5132b01 6673 if (kvm_check_request(KVM_REQ_PMU, vcpu))
c6702c9d 6674 kvm_pmu_handle_event(vcpu);
f5132b01 6675 if (kvm_check_request(KVM_REQ_PMI, vcpu))
c6702c9d 6676 kvm_pmu_deliver_pmi(vcpu);
7543a635
SR		 6677 if (kvm_check_request(KVM_REQ_IOAPIC_EOI_EXIT, vcpu)) {
6678 BUG_ON(vcpu->arch.pending_ioapic_eoi > 255);
6679 if (test_bit(vcpu->arch.pending_ioapic_eoi,
6308630b 6680 vcpu->arch.ioapic_handled_vectors)) {
7543a635
SR		 6681 vcpu->run->exit_reason = KVM_EXIT_IOAPIC_EOI;
6682 vcpu->run->eoi.vector =
6683 vcpu->arch.pending_ioapic_eoi;
6684 r = 0;
6685 goto out;
6686 }
6687 }
3d81bc7e
YZ		 6688 if (kvm_check_request(KVM_REQ_SCAN_IOAPIC, vcpu))
6689 vcpu_scan_ioapic(vcpu);
4256f43f
TC		 6690 if (kvm_check_request(KVM_REQ_APIC_PAGE_RELOAD, vcpu))
6691 kvm_vcpu_reload_apic_access_page(vcpu);
2ce79189
AS		 6692 if (kvm_check_request(KVM_REQ_HV_CRASH, vcpu)) {
6693 vcpu->run->exit_reason = KVM_EXIT_SYSTEM_EVENT;
6694 vcpu->run->system_event.type = KVM_SYSTEM_EVENT_CRASH;
6695 r = 0;
6696 goto out;
6697 }
e516cebb
AS		 6698 if (kvm_check_request(KVM_REQ_HV_RESET, vcpu)) {
6699 vcpu->run->exit_reason = KVM_EXIT_SYSTEM_EVENT;
6700 vcpu->run->system_event.type = KVM_SYSTEM_EVENT_RESET;
6701 r = 0;
6702 goto out;
6703 }
db397571
AS		 6704 if (kvm_check_request(KVM_REQ_HV_EXIT, vcpu)) {
6705 vcpu->run->exit_reason = KVM_EXIT_HYPERV;
6706 vcpu->run->hyperv = vcpu->arch.hyperv.exit;
6707 r = 0;
6708 goto out;
6709 }
f3b138c5
AS		 6710
6711 /*
6712 * KVM_REQ_HV_STIMER has to be processed after
6713 * KVM_REQ_CLOCK_UPDATE, because Hyper-V SynIC timers
6714 * depend on the guest clock being up-to-date
6715 */
1f4b34f8
AS		 6716 if (kvm_check_request(KVM_REQ_HV_STIMER, vcpu))
6717 kvm_hv_process_stimers(vcpu);
2f52d58c 6718 }
b93463aa 6719
bf9f6ac8
FW		 6720 /*
6721 * KVM_REQ_EVENT is not set when posted interrupts are set by
6722 * VT-d hardware, so we have to update RVI unconditionally.
6723 */
6724 if (kvm_lapic_enabled(vcpu)) {
6725 /*
6726 * Update architecture specific hints for APIC
6727 * virtual interrupt delivery.
6728 */
d62caabb 6729 if (vcpu->arch.apicv_active)
bf9f6ac8
FW		 6730 kvm_x86_ops->hwapic_irr_update(vcpu,
6731 kvm_lapic_find_highest_irr(vcpu));
2f52d58c 6732 }
b93463aa 6733
b463a6f7 6734 if (kvm_check_request(KVM_REQ_EVENT, vcpu) || req_int_win) {
66450a21
JK		 6735 kvm_apic_accept_events(vcpu);
6736 if (vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) {
6737 r = 1;
6738 goto out;
6739 }
6740
b6b8a145
JK		 6741 if (inject_pending_event(vcpu, req_int_win) != 0)
6742 req_immediate_exit = true;
321c5658 6743 else {
c43203ca
PB		 6744 /* Enable NMI/IRQ window open exits if needed.
6745 *
6746 * SMIs have two cases: 1) they can be nested, and
6747 * then there is nothing to do here because RSM will
6748 * cause a vmexit anyway; 2) or the SMI can be pending
6749 * because inject_pending_event has completed the
6750 * injection of an IRQ or NMI from the previous vmexit,
6751 * and then we request an immediate exit to inject the SMI.
6752 */
6753 if (vcpu->arch.smi_pending && !is_smm(vcpu))
6754 req_immediate_exit = true;
321c5658
YS		 6755 if (vcpu->arch.nmi_pending)
6756 kvm_x86_ops->enable_nmi_window(vcpu);
6757 if (kvm_cpu_has_injectable_intr(vcpu) || req_int_win)
6758 kvm_x86_ops->enable_irq_window(vcpu);
6759 }
b463a6f7
AK		 6760
6761 if (kvm_lapic_enabled(vcpu)) {
6762 update_cr8_intercept(vcpu);
6763 kvm_lapic_sync_to_vapic(vcpu);
6764 }
6765 }
6766
d8368af8
AK		 6767 r = kvm_mmu_reload(vcpu);
6768 if (unlikely(r)) {
d905c069 6769 goto cancel_injection;
d8368af8
AK		 6770 }
6771
b6c7a5dc
HB		 6772 preempt_disable();
6773
6774 kvm_x86_ops->prepare_guest_switch(vcpu);
2608d7a1
AK		 6775 if (vcpu->fpu_active)
6776 kvm_load_guest_fpu(vcpu);
6b7e2d09
XG		 6777 vcpu->mode = IN_GUEST_MODE;
6778
01b71917
MT		 6779 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
6780
0f127d12
LT		 6781 /*
6782 * We should set ->mode before check ->requests,
6783 * Please see the comment in kvm_make_all_cpus_request.
6784 * This also orders the write to mode from any reads
6785 * to the page tables done while the VCPU is running.
6786 * Please see the comment in kvm_flush_remote_tlbs.
6b7e2d09 6787 */
01b71917 6788 smp_mb__after_srcu_read_unlock();
b6c7a5dc 6789
d94e1dc9 6790 local_irq_disable();
32f88400 6791
6b7e2d09 6792 if (vcpu->mode == EXITING_GUEST_MODE || vcpu->requests
d94e1dc9 6793 || need_resched() || signal_pending(current)) {
6b7e2d09 6794 vcpu->mode = OUTSIDE_GUEST_MODE;
d94e1dc9 6795 smp_wmb();
6c142801
AK		 6796 local_irq_enable();
6797 preempt_enable();
01b71917 6798 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
6c142801 6799 r = 1;
d905c069 6800 goto cancel_injection;
6c142801
AK		 6801 }
6802
fc5b7f3b
DM		 6803 kvm_load_guest_xcr0(vcpu);
6804
c43203ca
PB		 6805 if (req_immediate_exit) {
6806 kvm_make_request(KVM_REQ_EVENT, vcpu);
d6185f20 6807 smp_send_reschedule(vcpu->cpu);
c43203ca 6808 }
d6185f20 6809
8b89fe1f
PB		 6810 trace_kvm_entry(vcpu->vcpu_id);
6811 wait_lapic_expire(vcpu);
6edaa530 6812 guest_enter_irqoff();
b6c7a5dc 6813
42dbaa5a 6814 if (unlikely(vcpu->arch.switch_db_regs)) {
42dbaa5a
JK		 6815 set_debugreg(0, 7);
6816 set_debugreg(vcpu->arch.eff_db[0], 0);
6817 set_debugreg(vcpu->arch.eff_db[1], 1);
6818 set_debugreg(vcpu->arch.eff_db[2], 2);
6819 set_debugreg(vcpu->arch.eff_db[3], 3);
c77fb5fe 6820 set_debugreg(vcpu->arch.dr6, 6);
ae561ede 6821 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_RELOAD;
42dbaa5a 6822 }
b6c7a5dc 6823
851ba692 6824 kvm_x86_ops->run(vcpu);
b6c7a5dc 6825
c77fb5fe
PB		 6826 /*
6827 * Do this here before restoring debug registers on the host. And
6828 * since we do this before handling the vmexit, a DR access vmexit
6829 * can (a) read the correct value of the debug registers, (b) set
6830 * KVM_DEBUGREG_WONT_EXIT again.
6831 */
6832 if (unlikely(vcpu->arch.switch_db_regs & KVM_DEBUGREG_WONT_EXIT)) {
c77fb5fe
PB		 6833 WARN_ON(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP);
6834 kvm_x86_ops->sync_dirty_debug_regs(vcpu);
70e4da7a
PB		 6835 kvm_update_dr0123(vcpu);
6836 kvm_update_dr6(vcpu);
6837 kvm_update_dr7(vcpu);
6838 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_RELOAD;
c77fb5fe
PB		 6839 }
6840
24f1e32c
FW		 6841 /*
6842 * If the guest has used debug registers, at least dr7
6843 * will be disabled while returning to the host.
6844 * If we don't have active breakpoints in the host, we don't
6845 * care about the messed up debug address registers. But if
6846 * we have some of them active, restore the old state.
6847 */
59d8eb53 6848 if (hw_breakpoint_active())
24f1e32c 6849 hw_breakpoint_restore();
42dbaa5a 6850
4ba76538 6851 vcpu->arch.last_guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());
1d5f066e 6852
6b7e2d09 6853 vcpu->mode = OUTSIDE_GUEST_MODE;
d94e1dc9 6854 smp_wmb();
a547c6db 6855
fc5b7f3b
DM		 6856 kvm_put_guest_xcr0(vcpu);
6857
a547c6db 6858 kvm_x86_ops->handle_external_intr(vcpu);
b6c7a5dc
HB		 6859
6860 ++vcpu->stat.exits;
6861
f2485b3e 6862 guest_exit_irqoff();
b6c7a5dc 6863
f2485b3e 6864 local_irq_enable();
b6c7a5dc
HB		 6865 preempt_enable();
6866
f656ce01 6867 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
3200f405 6868
b6c7a5dc
HB		 6869 /*
6870 * Profile KVM exit RIPs:
6871 */
6872 if (unlikely(prof_on == KVM_PROFILING)) {
5fdbf976
MT		 6873 unsigned long rip = kvm_rip_read(vcpu);
6874 profile_hit(KVM_PROFILING, (void *)rip);
b6c7a5dc
HB		 6875 }
6876
cc578287
ZA		 6877 if (unlikely(vcpu->arch.tsc_always_catchup))
6878 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
298101da 6879
5cfb1d5a
MT		 6880 if (vcpu->arch.apic_attention)
6881 kvm_lapic_sync_from_vapic(vcpu);
b93463aa 6882
851ba692 6883 r = kvm_x86_ops->handle_exit(vcpu);
d905c069
MT		 6884 return r;
6885
6886cancel_injection:
6887 kvm_x86_ops->cancel_injection(vcpu);
ae7a2a3f
MT		 6888 if (unlikely(vcpu->arch.apic_attention))
6889 kvm_lapic_sync_from_vapic(vcpu);
d7690175
MT		 6890out:
6891 return r;
6892}
b6c7a5dc 6893
362c698f
PB		 6894static inline int vcpu_block(struct kvm *kvm, struct kvm_vcpu *vcpu)
6895{
bf9f6ac8
FW		 6896 if (!kvm_arch_vcpu_runnable(vcpu) &&
6897 (!kvm_x86_ops->pre_block || kvm_x86_ops->pre_block(vcpu) == 0)) {
9c8fd1ba
PB		 6898 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
6899 kvm_vcpu_block(vcpu);
6900 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
bf9f6ac8
FW		 6901
6902 if (kvm_x86_ops->post_block)
6903 kvm_x86_ops->post_block(vcpu);
6904
9c8fd1ba
PB		 6905 if (!kvm_check_request(KVM_REQ_UNHALT, vcpu))
6906 return 1;
6907 }
362c698f
PB		 6908
6909 kvm_apic_accept_events(vcpu);
6910 switch(vcpu->arch.mp_state) {
6911 case KVM_MP_STATE_HALTED:
6912 vcpu->arch.pv.pv_unhalted = false;
6913 vcpu->arch.mp_state =
6914 KVM_MP_STATE_RUNNABLE;
6915 case KVM_MP_STATE_RUNNABLE:
6916 vcpu->arch.apf.halted = false;
6917 break;
6918 case KVM_MP_STATE_INIT_RECEIVED:
6919 break;
6920 default:
6921 return -EINTR;
6922 break;
6923 }
6924 return 1;
6925}
09cec754 6926
5d9bc648
PB		 6927static inline bool kvm_vcpu_running(struct kvm_vcpu *vcpu)
6928{
6929 return (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE &&
6930 !vcpu->arch.apf.halted);
6931}
6932
362c698f 6933static int vcpu_run(struct kvm_vcpu *vcpu)
d7690175
MT		 6934{
6935 int r;
f656ce01 6936 struct kvm *kvm = vcpu->kvm;
d7690175 6937
f656ce01 6938 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 6939
362c698f 6940 for (;;) {
58f800d5 6941 if (kvm_vcpu_running(vcpu)) {
851ba692 6942 r = vcpu_enter_guest(vcpu);
bf9f6ac8 6943 } else {
362c698f 6944 r = vcpu_block(kvm, vcpu);
bf9f6ac8
FW		 6945 }
6946
09cec754
GN		 6947 if (r <= 0)
6948 break;
6949
6950 clear_bit(KVM_REQ_PENDING_TIMER, &vcpu->requests);
6951 if (kvm_cpu_has_pending_timer(vcpu))
6952 kvm_inject_pending_timer_irqs(vcpu);
6953
782d422b
MG		 6954 if (dm_request_for_irq_injection(vcpu) &&
6955 kvm_vcpu_ready_for_interrupt_injection(vcpu)) {
4ca7dd8c
PB		 6956 r = 0;
6957 vcpu->run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
09cec754 6958 ++vcpu->stat.request_irq_exits;
362c698f 6959 break;
09cec754 6960 }
af585b92
GN		 6961
6962 kvm_check_async_pf_completion(vcpu);
6963
09cec754
GN		 6964 if (signal_pending(current)) {
6965 r = -EINTR;
851ba692 6966 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754 6967 ++vcpu->stat.signal_exits;
362c698f 6968 break;
09cec754
GN		 6969 }
6970 if (need_resched()) {
f656ce01 6971 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
c08ac06a 6972 cond_resched();
f656ce01 6973 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 6974 }
b6c7a5dc
HB		 6975 }
6976
f656ce01 6977 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
b6c7a5dc
HB		 6978
6979 return r;
6980}
6981
716d51ab
GN		 6982static inline int complete_emulated_io(struct kvm_vcpu *vcpu)
6983{
6984 int r;
6985 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
6986 r = emulate_instruction(vcpu, EMULTYPE_NO_DECODE);
6987 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
6988 if (r != EMULATE_DONE)
6989 return 0;
6990 return 1;
6991}
6992
6993static int complete_emulated_pio(struct kvm_vcpu *vcpu)
6994{
6995 BUG_ON(!vcpu->arch.pio.count);
6996
6997 return complete_emulated_io(vcpu);
6998}
6999
f78146b0
AK		 7000/*
7001 * Implements the following, as a state machine:
7002 *
7003 * read:
7004 * for each fragment
87da7e66
XG		 7005 * for each mmio piece in the fragment
7006 * write gpa, len
7007 * exit
7008 * copy data
f78146b0
AK		 7009 * execute insn
7010 *
7011 * write:
7012 * for each fragment
87da7e66
XG		 7013 * for each mmio piece in the fragment
7014 * write gpa, len
7015 * copy data
7016 * exit
f78146b0 7017 */
716d51ab 7018static int complete_emulated_mmio(struct kvm_vcpu *vcpu)
5287f194
AK		 7019{
7020 struct kvm_run *run = vcpu->run;
f78146b0 7021 struct kvm_mmio_fragment *frag;
87da7e66 7022 unsigned len;
5287f194 7023
716d51ab 7024 BUG_ON(!vcpu->mmio_needed);
5287f194 7025
716d51ab 7026 /* Complete previous fragment */
87da7e66
XG		 7027 frag = &vcpu->mmio_fragments[vcpu->mmio_cur_fragment];
7028 len = min(8u, frag->len);
716d51ab 7029 if (!vcpu->mmio_is_write)
87da7e66
XG		 7030 memcpy(frag->data, run->mmio.data, len);
7031
7032 if (frag->len <= 8) {
7033 /* Switch to the next fragment. */
7034 frag++;
7035 vcpu->mmio_cur_fragment++;
7036 } else {
7037 /* Go forward to the next mmio piece. */
7038 frag->data += len;
7039 frag->gpa += len;
7040 frag->len -= len;
7041 }
7042
a08d3b3b 7043 if (vcpu->mmio_cur_fragment >= vcpu->mmio_nr_fragments) {
716d51ab 7044 vcpu->mmio_needed = 0;
0912c977
PB		 7045
7046 /* FIXME: return into emulator if single-stepping. */
cef4dea0 7047 if (vcpu->mmio_is_write)
716d51ab
GN		 7048 return 1;
7049 vcpu->mmio_read_completed = 1;
7050 return complete_emulated_io(vcpu);
7051 }
87da7e66 7052
716d51ab
GN		 7053 run->exit_reason = KVM_EXIT_MMIO;
7054 run->mmio.phys_addr = frag->gpa;
7055 if (vcpu->mmio_is_write)
87da7e66
XG		 7056 memcpy(run->mmio.data, frag->data, min(8u, frag->len));
7057 run->mmio.len = min(8u, frag->len);
716d51ab
GN		 7058 run->mmio.is_write = vcpu->mmio_is_write;
7059 vcpu->arch.complete_userspace_io = complete_emulated_mmio;
7060 return 0;
5287f194
AK		 7061}
7062
716d51ab 7063
b6c7a5dc
HB		 7064int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
7065{
c5bedc68 7066 struct fpu *fpu = &current->thread.fpu;
b6c7a5dc
HB		 7067 int r;
7068 sigset_t sigsaved;
7069
c4d72e2d 7070 fpu__activate_curr(fpu);
e5c30142 7071
ac9f6dc0
AK		 7072 if (vcpu->sigset_active)
7073 sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved);
7074
a4535290 7075 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) {
b6c7a5dc 7076 kvm_vcpu_block(vcpu);
66450a21 7077 kvm_apic_accept_events(vcpu);
d7690175 7078 clear_bit(KVM_REQ_UNHALT, &vcpu->requests);
ac9f6dc0
AK		 7079 r = -EAGAIN;
7080 goto out;
b6c7a5dc
HB		 7081 }
7082
b6c7a5dc 7083 /* re-sync apic's tpr */
35754c98 7084 if (!lapic_in_kernel(vcpu)) {
eea1cff9
AP		 7085 if (kvm_set_cr8(vcpu, kvm_run->cr8) != 0) {
7086 r = -EINVAL;
7087 goto out;
7088 }
7089 }
b6c7a5dc 7090
716d51ab
GN		 7091 if (unlikely(vcpu->arch.complete_userspace_io)) {
7092 int (*cui)(struct kvm_vcpu *) = vcpu->arch.complete_userspace_io;
7093 vcpu->arch.complete_userspace_io = NULL;
7094 r = cui(vcpu);
7095 if (r <= 0)
7096 goto out;
7097 } else
7098 WARN_ON(vcpu->arch.pio.count || vcpu->mmio_needed);
5287f194 7099
362c698f 7100 r = vcpu_run(vcpu);
b6c7a5dc
HB		 7101
7102out:
f1d86e46 7103 post_kvm_run_save(vcpu);
b6c7a5dc
HB		 7104 if (vcpu->sigset_active)
7105 sigprocmask(SIG_SETMASK, &sigsaved, NULL);
7106
b6c7a5dc
HB		 7107 return r;
7108}
7109
7110int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
7111{
7ae441ea
GN		 7112 if (vcpu->arch.emulate_regs_need_sync_to_vcpu) {
7113 /*
7114 * We are here if userspace calls get_regs() in the middle of
7115 * instruction emulation. Registers state needs to be copied
4a969980 7116 * back from emulation context to vcpu. Userspace shouldn't do
7ae441ea
GN		 7117 * that usually, but some bad designed PV devices (vmware
7118 * backdoor interface) need this to work
7119 */
dd856efa 7120 emulator_writeback_register_cache(&vcpu->arch.emulate_ctxt);
7ae441ea
GN		 7121 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
7122 }
5fdbf976
MT		 7123 regs->rax = kvm_register_read(vcpu, VCPU_REGS_RAX);
7124 regs->rbx = kvm_register_read(vcpu, VCPU_REGS_RBX);
7125 regs->rcx = kvm_register_read(vcpu, VCPU_REGS_RCX);
7126 regs->rdx = kvm_register_read(vcpu, VCPU_REGS_RDX);
7127 regs->rsi = kvm_register_read(vcpu, VCPU_REGS_RSI);
7128 regs->rdi = kvm_register_read(vcpu, VCPU_REGS_RDI);
7129 regs->rsp = kvm_register_read(vcpu, VCPU_REGS_RSP);
7130 regs->rbp = kvm_register_read(vcpu, VCPU_REGS_RBP);
b6c7a5dc 7131#ifdef CONFIG_X86_64
5fdbf976
MT		 7132 regs->r8 = kvm_register_read(vcpu, VCPU_REGS_R8);
7133 regs->r9 = kvm_register_read(vcpu, VCPU_REGS_R9);
7134 regs->r10 = kvm_register_read(vcpu, VCPU_REGS_R10);
7135 regs->r11 = kvm_register_read(vcpu, VCPU_REGS_R11);
7136 regs->r12 = kvm_register_read(vcpu, VCPU_REGS_R12);
7137 regs->r13 = kvm_register_read(vcpu, VCPU_REGS_R13);
7138 regs->r14 = kvm_register_read(vcpu, VCPU_REGS_R14);
7139 regs->r15 = kvm_register_read(vcpu, VCPU_REGS_R15);
b6c7a5dc
HB		 7140#endif
7141
5fdbf976 7142 regs->rip = kvm_rip_read(vcpu);
91586a3b 7143 regs->rflags = kvm_get_rflags(vcpu);
b6c7a5dc 7144
b6c7a5dc
HB		 7145 return 0;
7146}
7147
7148int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
7149{
7ae441ea
GN		 7150 vcpu->arch.emulate_regs_need_sync_from_vcpu = true;
7151 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
7152
5fdbf976
MT		 7153 kvm_register_write(vcpu, VCPU_REGS_RAX, regs->rax);
7154 kvm_register_write(vcpu, VCPU_REGS_RBX, regs->rbx);
7155 kvm_register_write(vcpu, VCPU_REGS_RCX, regs->rcx);
7156 kvm_register_write(vcpu, VCPU_REGS_RDX, regs->rdx);
7157 kvm_register_write(vcpu, VCPU_REGS_RSI, regs->rsi);
7158 kvm_register_write(vcpu, VCPU_REGS_RDI, regs->rdi);
7159 kvm_register_write(vcpu, VCPU_REGS_RSP, regs->rsp);
7160 kvm_register_write(vcpu, VCPU_REGS_RBP, regs->rbp);
b6c7a5dc 7161#ifdef CONFIG_X86_64
5fdbf976
MT		 7162 kvm_register_write(vcpu, VCPU_REGS_R8, regs->r8);
7163 kvm_register_write(vcpu, VCPU_REGS_R9, regs->r9);
7164 kvm_register_write(vcpu, VCPU_REGS_R10, regs->r10);
7165 kvm_register_write(vcpu, VCPU_REGS_R11, regs->r11);
7166 kvm_register_write(vcpu, VCPU_REGS_R12, regs->r12);
7167 kvm_register_write(vcpu, VCPU_REGS_R13, regs->r13);
7168 kvm_register_write(vcpu, VCPU_REGS_R14, regs->r14);
7169 kvm_register_write(vcpu, VCPU_REGS_R15, regs->r15);
b6c7a5dc
HB		 7170#endif
7171
5fdbf976 7172 kvm_rip_write(vcpu, regs->rip);
91586a3b 7173 kvm_set_rflags(vcpu, regs->rflags);
b6c7a5dc 7174
b4f14abd
JK		 7175 vcpu->arch.exception.pending = false;
7176
3842d135
AK		 7177 kvm_make_request(KVM_REQ_EVENT, vcpu);
7178
b6c7a5dc
HB		 7179 return 0;
7180}
7181
b6c7a5dc
HB		 7182void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
7183{
7184 struct kvm_segment cs;
7185
3e6e0aab 7186 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
b6c7a5dc
HB		 7187 *db = cs.db;
7188 *l = cs.l;
7189}
7190EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits);
7191
7192int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
7193 struct kvm_sregs *sregs)
7194{
89a27f4d 7195 struct desc_ptr dt;
b6c7a5dc 7196
3e6e0aab
GT		 7197 kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
7198 kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
7199 kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES);
7200 kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
7201 kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
7202 kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 7203
3e6e0aab
GT		 7204 kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
7205 kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc
HB		 7206
7207 kvm_x86_ops->get_idt(vcpu, &dt);
89a27f4d
GN		 7208 sregs->idt.limit = dt.size;
7209 sregs->idt.base = dt.address;
b6c7a5dc 7210 kvm_x86_ops->get_gdt(vcpu, &dt);
89a27f4d
GN		 7211 sregs->gdt.limit = dt.size;
7212 sregs->gdt.base = dt.address;
b6c7a5dc 7213
4d4ec087 7214 sregs->cr0 = kvm_read_cr0(vcpu);
ad312c7c 7215 sregs->cr2 = vcpu->arch.cr2;
9f8fe504 7216 sregs->cr3 = kvm_read_cr3(vcpu);
fc78f519 7217 sregs->cr4 = kvm_read_cr4(vcpu);
2d3ad1f4 7218 sregs->cr8 = kvm_get_cr8(vcpu);
f6801dff 7219 sregs->efer = vcpu->arch.efer;
b6c7a5dc
HB		 7220 sregs->apic_base = kvm_get_apic_base(vcpu);
7221
923c61bb 7222 memset(sregs->interrupt_bitmap, 0, sizeof sregs->interrupt_bitmap);
b6c7a5dc 7223
36752c9b 7224 if (vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft)
14d0bc1f
GN		 7225 set_bit(vcpu->arch.interrupt.nr,
7226 (unsigned long *)sregs->interrupt_bitmap);
16d7a191 7227
b6c7a5dc
HB		 7228 return 0;
7229}
7230
62d9f0db
MT		 7231int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu,
7232 struct kvm_mp_state *mp_state)
7233{
66450a21 7234 kvm_apic_accept_events(vcpu);
6aef266c
SV		 7235 if (vcpu->arch.mp_state == KVM_MP_STATE_HALTED &&
7236 vcpu->arch.pv.pv_unhalted)
7237 mp_state->mp_state = KVM_MP_STATE_RUNNABLE;
7238 else
7239 mp_state->mp_state = vcpu->arch.mp_state;
7240
62d9f0db
MT		 7241 return 0;
7242}
7243
7244int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu,
7245 struct kvm_mp_state *mp_state)
7246{
bce87cce 7247 if (!lapic_in_kernel(vcpu) &&
66450a21
JK		 7248 mp_state->mp_state != KVM_MP_STATE_RUNNABLE)
7249 return -EINVAL;
7250
7251 if (mp_state->mp_state == KVM_MP_STATE_SIPI_RECEIVED) {
7252 vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED;
7253 set_bit(KVM_APIC_SIPI, &vcpu->arch.apic->pending_events);
7254 } else
7255 vcpu->arch.mp_state = mp_state->mp_state;
3842d135 7256 kvm_make_request(KVM_REQ_EVENT, vcpu);
62d9f0db
MT		 7257 return 0;
7258}
7259
7f3d35fd
KW		 7260int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int idt_index,
7261 int reason, bool has_error_code, u32 error_code)
b6c7a5dc 7262{
9d74191a 7263 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
8ec4722d 7264 int ret;
e01c2426 7265
8ec4722d 7266 init_emulate_ctxt(vcpu);
c697518a 7267
7f3d35fd 7268 ret = emulator_task_switch(ctxt, tss_selector, idt_index, reason,
9d74191a 7269 has_error_code, error_code);
c697518a 7270
c697518a 7271 if (ret)
19d04437 7272 return EMULATE_FAIL;
37817f29 7273
9d74191a
TY		 7274 kvm_rip_write(vcpu, ctxt->eip);
7275 kvm_set_rflags(vcpu, ctxt->eflags);
3842d135 7276 kvm_make_request(KVM_REQ_EVENT, vcpu);
19d04437 7277 return EMULATE_DONE;
37817f29
IE		 7278}
7279EXPORT_SYMBOL_GPL(kvm_task_switch);
7280
b6c7a5dc
HB		 7281int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
7282 struct kvm_sregs *sregs)
7283{
58cb628d 7284 struct msr_data apic_base_msr;
b6c7a5dc 7285 int mmu_reset_needed = 0;
63f42e02 7286 int pending_vec, max_bits, idx;
89a27f4d 7287 struct desc_ptr dt;
b6c7a5dc 7288
6d1068b3
PM		 7289 if (!guest_cpuid_has_xsave(vcpu) && (sregs->cr4 & X86_CR4_OSXSAVE))
7290 return -EINVAL;
7291
89a27f4d
GN		 7292 dt.size = sregs->idt.limit;
7293 dt.address = sregs->idt.base;
b6c7a5dc 7294 kvm_x86_ops->set_idt(vcpu, &dt);
89a27f4d
GN		 7295 dt.size = sregs->gdt.limit;
7296 dt.address = sregs->gdt.base;
b6c7a5dc
HB		 7297 kvm_x86_ops->set_gdt(vcpu, &dt);
7298
ad312c7c 7299 vcpu->arch.cr2 = sregs->cr2;
9f8fe504 7300 mmu_reset_needed |= kvm_read_cr3(vcpu) != sregs->cr3;
dc7e795e 7301 vcpu->arch.cr3 = sregs->cr3;
aff48baa 7302 __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail);
b6c7a5dc 7303
2d3ad1f4 7304 kvm_set_cr8(vcpu, sregs->cr8);
b6c7a5dc 7305
f6801dff 7306 mmu_reset_needed |= vcpu->arch.efer != sregs->efer;
b6c7a5dc 7307 kvm_x86_ops->set_efer(vcpu, sregs->efer);
58cb628d
JK		 7308 apic_base_msr.data = sregs->apic_base;
7309 apic_base_msr.host_initiated = true;
7310 kvm_set_apic_base(vcpu, &apic_base_msr);
b6c7a5dc 7311
4d4ec087 7312 mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0;
b6c7a5dc 7313 kvm_x86_ops->set_cr0(vcpu, sregs->cr0);
d7306163 7314 vcpu->arch.cr0 = sregs->cr0;
b6c7a5dc 7315
fc78f519 7316 mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4;
b6c7a5dc 7317 kvm_x86_ops->set_cr4(vcpu, sregs->cr4);
b9baba86 7318 if (sregs->cr4 & (X86_CR4_OSXSAVE | X86_CR4_PKE))
00b27a3e 7319 kvm_update_cpuid(vcpu);
63f42e02
XG		 7320
7321 idx = srcu_read_lock(&vcpu->kvm->srcu);
7c93be44 7322 if (!is_long_mode(vcpu) && is_pae(vcpu)) {
9f8fe504 7323 load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu));
7c93be44
MT		 7324 mmu_reset_needed = 1;
7325 }
63f42e02 7326 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b6c7a5dc
HB		 7327
7328 if (mmu_reset_needed)
7329 kvm_mmu_reset_context(vcpu);
7330
a50abc3b 7331 max_bits = KVM_NR_INTERRUPTS;
923c61bb
GN		 7332 pending_vec = find_first_bit(
7333 (const unsigned long *)sregs->interrupt_bitmap, max_bits);
7334 if (pending_vec < max_bits) {
66fd3f7f 7335 kvm_queue_interrupt(vcpu, pending_vec, false);
923c61bb 7336 pr_debug("Set back pending irq %d\n", pending_vec);
b6c7a5dc
HB		 7337 }
7338
3e6e0aab
GT		 7339 kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
7340 kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
7341 kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES);
7342 kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
7343 kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
7344 kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 7345
3e6e0aab
GT		 7346 kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
7347 kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc 7348
5f0269f5
ME		 7349 update_cr8_intercept(vcpu);
7350
9c3e4aab 7351 /* Older userspace won't unhalt the vcpu on reset. */
c5af89b6 7352 if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 &&
9c3e4aab 7353 sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 &&
3eeb3288 7354 !is_protmode(vcpu))
9c3e4aab
MT		 7355 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
7356
3842d135
AK		 7357 kvm_make_request(KVM_REQ_EVENT, vcpu);
7358
b6c7a5dc
HB		 7359 return 0;
7360}
7361
d0bfb940
JK		 7362int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
7363 struct kvm_guest_debug *dbg)
b6c7a5dc 7364{
355be0b9 7365 unsigned long rflags;
ae675ef0 7366 int i, r;
b6c7a5dc 7367
4f926bf2
JK		 7368 if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) {
7369 r = -EBUSY;
7370 if (vcpu->arch.exception.pending)
2122ff5e 7371 goto out;
4f926bf2
JK		 7372 if (dbg->control & KVM_GUESTDBG_INJECT_DB)
7373 kvm_queue_exception(vcpu, DB_VECTOR);
7374 else
7375 kvm_queue_exception(vcpu, BP_VECTOR);
7376 }
7377
91586a3b
JK		 7378 /*
7379 * Read rflags as long as potentially injected trace flags are still
7380 * filtered out.
7381 */
7382 rflags = kvm_get_rflags(vcpu);
355be0b9
JK		 7383
7384 vcpu->guest_debug = dbg->control;
7385 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
7386 vcpu->guest_debug = 0;
7387
7388 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
ae675ef0
JK		 7389 for (i = 0; i < KVM_NR_DB_REGS; ++i)
7390 vcpu->arch.eff_db[i] = dbg->arch.debugreg[i];
c8639010 7391 vcpu->arch.guest_debug_dr7 = dbg->arch.debugreg[7];
ae675ef0
JK		 7392 } else {
7393 for (i = 0; i < KVM_NR_DB_REGS; i++)
7394 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
ae675ef0 7395 }
c8639010 7396 kvm_update_dr7(vcpu);
ae675ef0 7397
f92653ee
JK		 7398 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
7399 vcpu->arch.singlestep_rip = kvm_rip_read(vcpu) +
7400 get_segment_base(vcpu, VCPU_SREG_CS);
94fe45da 7401
91586a3b
JK		 7402 /*
7403 * Trigger an rflags update that will inject or remove the trace
7404 * flags.
7405 */
7406 kvm_set_rflags(vcpu, rflags);
b6c7a5dc 7407
a96036b8 7408 kvm_x86_ops->update_bp_intercept(vcpu);
b6c7a5dc 7409
4f926bf2 7410 r = 0;
d0bfb940 7411
2122ff5e 7412out:
b6c7a5dc
HB		 7413
7414 return r;
7415}
7416
8b006791
ZX		 7417/*
7418 * Translate a guest virtual address to a guest physical address.
7419 */
7420int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
7421 struct kvm_translation *tr)
7422{
7423 unsigned long vaddr = tr->linear_address;
7424 gpa_t gpa;
f656ce01 7425 int idx;
8b006791 7426
f656ce01 7427 idx = srcu_read_lock(&vcpu->kvm->srcu);
1871c602 7428 gpa = kvm_mmu_gva_to_gpa_system(vcpu, vaddr, NULL);
f656ce01 7429 srcu_read_unlock(&vcpu->kvm->srcu, idx);
8b006791
ZX		 7430 tr->physical_address = gpa;
7431 tr->valid = gpa != UNMAPPED_GVA;
7432 tr->writeable = 1;
7433 tr->usermode = 0;
8b006791
ZX		 7434
7435 return 0;
7436}
7437
d0752060
HB		 7438int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
7439{
c47ada30 7440 struct fxregs_state *fxsave =
7366ed77 7441 &vcpu->arch.guest_fpu.state.fxsave;
d0752060 7442
d0752060
HB		 7443 memcpy(fpu->fpr, fxsave->st_space, 128);
7444 fpu->fcw = fxsave->cwd;
7445 fpu->fsw = fxsave->swd;
7446 fpu->ftwx = fxsave->twd;
7447 fpu->last_opcode = fxsave->fop;
7448 fpu->last_ip = fxsave->rip;
7449 fpu->last_dp = fxsave->rdp;
7450 memcpy(fpu->xmm, fxsave->xmm_space, sizeof fxsave->xmm_space);
7451
d0752060
HB		 7452 return 0;
7453}
7454
7455int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
7456{
c47ada30 7457 struct fxregs_state *fxsave =
7366ed77 7458 &vcpu->arch.guest_fpu.state.fxsave;
d0752060 7459
d0752060
HB		 7460 memcpy(fxsave->st_space, fpu->fpr, 128);
7461 fxsave->cwd = fpu->fcw;
7462 fxsave->swd = fpu->fsw;
7463 fxsave->twd = fpu->ftwx;
7464 fxsave->fop = fpu->last_opcode;
7465 fxsave->rip = fpu->last_ip;
7466 fxsave->rdp = fpu->last_dp;
7467 memcpy(fxsave->xmm_space, fpu->xmm, sizeof fxsave->xmm_space);
7468
d0752060
HB		 7469 return 0;
7470}
7471
0ee6a517 7472static void fx_init(struct kvm_vcpu *vcpu)
d0752060 7473{
bf935b0b 7474 fpstate_init(&vcpu->arch.guest_fpu.state);
782511b0 7475 if (boot_cpu_has(X86_FEATURE_XSAVES))
7366ed77 7476 vcpu->arch.guest_fpu.state.xsave.header.xcomp_bv =
df1daba7 7477 host_xcr0 | XSTATE_COMPACTION_ENABLED;
d0752060 7478
2acf923e
DC		 7479 /*
7480 * Ensure guest xcr0 is valid for loading
7481 */
d91cab78 7482 vcpu->arch.xcr0 = XFEATURE_MASK_FP;
2acf923e 7483
ad312c7c 7484 vcpu->arch.cr0 |= X86_CR0_ET;
d0752060 7485}
d0752060
HB		 7486
7487void kvm_load_guest_fpu(struct kvm_vcpu *vcpu)
7488{
2608d7a1 7489 if (vcpu->guest_fpu_loaded)
d0752060
HB		 7490 return;
7491
2acf923e
DC		 7492 /*
7493 * Restore all possible states in the guest,
7494 * and assume host would use all available bits.
7495 * Guest xcr0 would be loaded later.
7496 */
d0752060 7497 vcpu->guest_fpu_loaded = 1;
b1a74bf8 7498 __kernel_fpu_begin();
003e2e8b 7499 __copy_kernel_to_fpregs(&vcpu->arch.guest_fpu.state);
0c04851c 7500 trace_kvm_fpu(1);
d0752060 7501}
d0752060
HB		 7502
7503void kvm_put_guest_fpu(struct kvm_vcpu *vcpu)
7504{
3d42de25 7505 if (!vcpu->guest_fpu_loaded)
d0752060
HB		 7506 return;
7507
7508 vcpu->guest_fpu_loaded = 0;
4f836347 7509 copy_fpregs_to_fpstate(&vcpu->arch.guest_fpu);
b1a74bf8 7510 __kernel_fpu_end();
f096ed85 7511 ++vcpu->stat.fpu_reload;
0c04851c 7512 trace_kvm_fpu(0);
d0752060 7513}
e9b11c17
ZX		 7514
7515void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu)
7516{
bd768e14
IY		 7517 void *wbinvd_dirty_mask = vcpu->arch.wbinvd_dirty_mask;
7518
12f9a48f 7519 kvmclock_reset(vcpu);
7f1ea208 7520
e9b11c17 7521 kvm_x86_ops->vcpu_free(vcpu);
bd768e14 7522 free_cpumask_var(wbinvd_dirty_mask);
e9b11c17
ZX		 7523}
7524
7525struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm,
7526 unsigned int id)
7527{
c447e76b
LL		 7528 struct kvm_vcpu *vcpu;
7529
6755bae8
ZA		 7530 if (check_tsc_unstable() && atomic_read(&kvm->online_vcpus) != 0)
7531 printk_once(KERN_WARNING
7532 "kvm: SMP vm created on host with unstable TSC; "
7533 "guest TSC will not be reliable\n");
c447e76b
LL		 7534
7535 vcpu = kvm_x86_ops->vcpu_create(kvm, id);
7536
c447e76b 7537 return vcpu;
26e5215f 7538}
e9b11c17 7539
26e5215f
AK		 7540int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
7541{
7542 int r;
e9b11c17 7543
19efffa2 7544 kvm_vcpu_mtrr_init(vcpu);
9fc77441
MT		 7545 r = vcpu_load(vcpu);
7546 if (r)
7547 return r;
d28bc9dd 7548 kvm_vcpu_reset(vcpu, false);
8a3c1a33 7549 kvm_mmu_setup(vcpu);
e9b11c17 7550 vcpu_put(vcpu);
26e5215f 7551 return r;
e9b11c17
ZX		 7552}
7553
31928aa5 7554void kvm_arch_vcpu_postcreate(struct kvm_vcpu *vcpu)
42897d86 7555{
8fe8ab46 7556 struct msr_data msr;
332967a3 7557 struct kvm *kvm = vcpu->kvm;
42897d86 7558
31928aa5
DD		 7559 if (vcpu_load(vcpu))
7560 return;
8fe8ab46
WA		 7561 msr.data = 0x0;
7562 msr.index = MSR_IA32_TSC;
7563 msr.host_initiated = true;
7564 kvm_write_tsc(vcpu, &msr);
42897d86
MT		 7565 vcpu_put(vcpu);
7566
630994b3
MT		 7567 if (!kvmclock_periodic_sync)
7568 return;
7569
332967a3
AJ		 7570 schedule_delayed_work(&kvm->arch.kvmclock_sync_work,
7571 KVMCLOCK_SYNC_PERIOD);
42897d86
MT		 7572}
7573
d40ccc62 7574void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu)
e9b11c17 7575{
9fc77441 7576 int r;
344d9588
GN		 7577 vcpu->arch.apf.msr_val = 0;
7578
9fc77441
MT		 7579 r = vcpu_load(vcpu);
7580 BUG_ON(r);
e9b11c17
ZX		 7581 kvm_mmu_unload(vcpu);
7582 vcpu_put(vcpu);
7583
7584 kvm_x86_ops->vcpu_free(vcpu);
7585}
7586
d28bc9dd 7587void kvm_vcpu_reset(struct kvm_vcpu *vcpu, bool init_event)
e9b11c17 7588{
e69fab5d
PB		 7589 vcpu->arch.hflags = 0;
7590
c43203ca 7591 vcpu->arch.smi_pending = 0;
7460fb4a
AK		 7592 atomic_set(&vcpu->arch.nmi_queued, 0);
7593 vcpu->arch.nmi_pending = 0;
448fa4a9 7594 vcpu->arch.nmi_injected = false;
5f7552d4
NA		 7595 kvm_clear_interrupt_queue(vcpu);
7596 kvm_clear_exception_queue(vcpu);
448fa4a9 7597
42dbaa5a 7598 memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db));
ae561ede 7599 kvm_update_dr0123(vcpu);
6f43ed01 7600 vcpu->arch.dr6 = DR6_INIT;
73aaf249 7601 kvm_update_dr6(vcpu);
42dbaa5a 7602 vcpu->arch.dr7 = DR7_FIXED_1;
c8639010 7603 kvm_update_dr7(vcpu);
42dbaa5a 7604
1119022c
NA		 7605 vcpu->arch.cr2 = 0;
7606
3842d135 7607 kvm_make_request(KVM_REQ_EVENT, vcpu);
344d9588 7608 vcpu->arch.apf.msr_val = 0;
c9aaa895 7609 vcpu->arch.st.msr_val = 0;
3842d135 7610
12f9a48f
GC		 7611 kvmclock_reset(vcpu);
7612
af585b92
GN		 7613 kvm_clear_async_pf_completion_queue(vcpu);
7614 kvm_async_pf_hash_reset(vcpu);
7615 vcpu->arch.apf.halted = false;
3842d135 7616
64d60670 7617 if (!init_event) {
d28bc9dd 7618 kvm_pmu_reset(vcpu);
64d60670
PB		 7619 vcpu->arch.smbase = 0x30000;
7620 }
f5132b01 7621
66f7b72e
JS		 7622 memset(vcpu->arch.regs, 0, sizeof(vcpu->arch.regs));
7623 vcpu->arch.regs_avail = ~0;
7624 vcpu->arch.regs_dirty = ~0;
7625
d28bc9dd 7626 kvm_x86_ops->vcpu_reset(vcpu, init_event);
e9b11c17
ZX		 7627}
7628
2b4a273b 7629void kvm_vcpu_deliver_sipi_vector(struct kvm_vcpu *vcpu, u8 vector)
66450a21
JK		 7630{
7631 struct kvm_segment cs;
7632
7633 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
7634 cs.selector = vector << 8;
7635 cs.base = vector << 12;
7636 kvm_set_segment(vcpu, &cs, VCPU_SREG_CS);
7637 kvm_rip_write(vcpu, 0);
e9b11c17
ZX		 7638}
7639
13a34e06 7640int kvm_arch_hardware_enable(void)
e9b11c17 7641{
ca84d1a2
ZA		 7642 struct kvm *kvm;
7643 struct kvm_vcpu *vcpu;
7644 int i;
0dd6a6ed
ZA		 7645 int ret;
7646 u64 local_tsc;
7647 u64 max_tsc = 0;
7648 bool stable, backwards_tsc = false;
18863bdd
AK		 7649
7650 kvm_shared_msr_cpu_online();
13a34e06 7651 ret = kvm_x86_ops->hardware_enable();
0dd6a6ed
ZA		 7652 if (ret != 0)
7653 return ret;
7654
4ea1636b 7655 local_tsc = rdtsc();
0dd6a6ed
ZA		 7656 stable = !check_tsc_unstable();
7657 list_for_each_entry(kvm, &vm_list, vm_list) {
7658 kvm_for_each_vcpu(i, vcpu, kvm) {
7659 if (!stable && vcpu->cpu == smp_processor_id())
105b21bb 7660 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0dd6a6ed
ZA		 7661 if (stable && vcpu->arch.last_host_tsc > local_tsc) {
7662 backwards_tsc = true;
7663 if (vcpu->arch.last_host_tsc > max_tsc)
7664 max_tsc = vcpu->arch.last_host_tsc;
7665 }
7666 }
7667 }
7668
7669 /*
7670 * Sometimes, even reliable TSCs go backwards. This happens on
7671 * platforms that reset TSC during suspend or hibernate actions, but
7672 * maintain synchronization. We must compensate. Fortunately, we can
7673 * detect that condition here, which happens early in CPU bringup,
7674 * before any KVM threads can be running. Unfortunately, we can't
7675 * bring the TSCs fully up to date with real time, as we aren't yet far
7676 * enough into CPU bringup that we know how much real time has actually
108b249c 7677 * elapsed; our helper function, ktime_get_boot_ns() will be using boot
0dd6a6ed
ZA		 7678 * variables that haven't been updated yet.
7679 *
7680 * So we simply find the maximum observed TSC above, then record the
7681 * adjustment to TSC in each VCPU. When the VCPU later gets loaded,
7682 * the adjustment will be applied. Note that we accumulate
7683 * adjustments, in case multiple suspend cycles happen before some VCPU
7684 * gets a chance to run again. In the event that no KVM threads get a
7685 * chance to run, we will miss the entire elapsed period, as we'll have
7686 * reset last_host_tsc, so VCPUs will not have the TSC adjusted and may
7687 * loose cycle time. This isn't too big a deal, since the loss will be
7688 * uniform across all VCPUs (not to mention the scenario is extremely
7689 * unlikely). It is possible that a second hibernate recovery happens
7690 * much faster than a first, causing the observed TSC here to be
7691 * smaller; this would require additional padding adjustment, which is
7692 * why we set last_host_tsc to the local tsc observed here.
7693 *
7694 * N.B. - this code below runs only on platforms with reliable TSC,
7695 * as that is the only way backwards_tsc is set above. Also note
7696 * that this runs for ALL vcpus, which is not a bug; all VCPUs should
7697 * have the same delta_cyc adjustment applied if backwards_tsc
7698 * is detected. Note further, this adjustment is only done once,
7699 * as we reset last_host_tsc on all VCPUs to stop this from being
7700 * called multiple times (one for each physical CPU bringup).
7701 *
4a969980 7702 * Platforms with unreliable TSCs don't have to deal with this, they
0dd6a6ed
ZA		 7703 * will be compensated by the logic in vcpu_load, which sets the TSC to
7704 * catchup mode. This will catchup all VCPUs to real time, but cannot
7705 * guarantee that they stay in perfect synchronization.
7706 */
7707 if (backwards_tsc) {
7708 u64 delta_cyc = max_tsc - local_tsc;
16a96021 7709 backwards_tsc_observed = true;
0dd6a6ed
ZA		 7710 list_for_each_entry(kvm, &vm_list, vm_list) {
7711 kvm_for_each_vcpu(i, vcpu, kvm) {
7712 vcpu->arch.tsc_offset_adjustment += delta_cyc;
7713 vcpu->arch.last_host_tsc = local_tsc;
105b21bb 7714 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
0dd6a6ed
ZA		 7715 }
7716
7717 /*
7718 * We have to disable TSC offset matching.. if you were
7719 * booting a VM while issuing an S4 host suspend....
7720 * you may have some problem. Solving this issue is
7721 * left as an exercise to the reader.
7722 */
7723 kvm->arch.last_tsc_nsec = 0;
7724 kvm->arch.last_tsc_write = 0;
7725 }
7726
7727 }
7728 return 0;
e9b11c17
ZX		 7729}
7730
13a34e06 7731void kvm_arch_hardware_disable(void)
e9b11c17 7732{
13a34e06
RK		 7733 kvm_x86_ops->hardware_disable();
7734 drop_user_return_notifiers();
e9b11c17
ZX		 7735}
7736
7737int kvm_arch_hardware_setup(void)
7738{
9e9c3fe4
NA		 7739 int r;
7740
7741 r = kvm_x86_ops->hardware_setup();
7742 if (r != 0)
7743 return r;
7744
35181e86
HZ		 7745 if (kvm_has_tsc_control) {
7746 /*
7747 * Make sure the user can only configure tsc_khz values that
7748 * fit into a signed integer.
7749 * A min value is not calculated needed because it will always
7750 * be 1 on all machines.
7751 */
7752 u64 max = min(0x7fffffffULL,
7753 __scale_tsc(kvm_max_tsc_scaling_ratio, tsc_khz));
7754 kvm_max_guest_tsc_khz = max;
7755
ad721883 7756 kvm_default_tsc_scaling_ratio = 1ULL << kvm_tsc_scaling_ratio_frac_bits;
35181e86 7757 }
ad721883 7758
9e9c3fe4
NA		 7759 kvm_init_msr_list();
7760 return 0;
e9b11c17
ZX		 7761}
7762
7763void kvm_arch_hardware_unsetup(void)
7764{
7765 kvm_x86_ops->hardware_unsetup();
7766}
7767
7768void kvm_arch_check_processor_compat(void *rtn)
7769{
7770 kvm_x86_ops->check_processor_compatibility(rtn);
d71ba788
PB		 7771}
7772
7773bool kvm_vcpu_is_reset_bsp(struct kvm_vcpu *vcpu)
7774{
7775 return vcpu->kvm->arch.bsp_vcpu_id == vcpu->vcpu_id;
7776}
7777EXPORT_SYMBOL_GPL(kvm_vcpu_is_reset_bsp);
7778
7779bool kvm_vcpu_is_bsp(struct kvm_vcpu *vcpu)
7780{
7781 return (vcpu->arch.apic_base & MSR_IA32_APICBASE_BSP) != 0;
e9b11c17
ZX		 7782}
7783
54e9818f 7784struct static_key kvm_no_apic_vcpu __read_mostly;
bce87cce 7785EXPORT_SYMBOL_GPL(kvm_no_apic_vcpu);
54e9818f 7786
e9b11c17
ZX		 7787int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu)
7788{
7789 struct page *page;
7790 struct kvm *kvm;
7791 int r;
7792
7793 BUG_ON(vcpu->kvm == NULL);
7794 kvm = vcpu->kvm;
7795
d62caabb 7796 vcpu->arch.apicv_active = kvm_x86_ops->get_enable_apicv();
6aef266c 7797 vcpu->arch.pv.pv_unhalted = false;
9aabc88f 7798 vcpu->arch.emulate_ctxt.ops = &emulate_ops;
58d269d8 7799 if (!irqchip_in_kernel(kvm) || kvm_vcpu_is_reset_bsp(vcpu))
a4535290 7800 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
e9b11c17 7801 else
a4535290 7802 vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED;
e9b11c17
ZX		 7803
7804 page = alloc_page(GFP_KERNEL | __GFP_ZERO);
7805 if (!page) {
7806 r = -ENOMEM;
7807 goto fail;
7808 }
ad312c7c 7809 vcpu->arch.pio_data = page_address(page);
e9b11c17 7810
cc578287 7811 kvm_set_tsc_khz(vcpu, max_tsc_khz);
c285545f 7812
e9b11c17
ZX		 7813 r = kvm_mmu_create(vcpu);
7814 if (r < 0)
7815 goto fail_free_pio_data;
7816
7817 if (irqchip_in_kernel(kvm)) {
7818 r = kvm_create_lapic(vcpu);
7819 if (r < 0)
7820 goto fail_mmu_destroy;
54e9818f
GN		 7821 } else
7822 static_key_slow_inc(&kvm_no_apic_vcpu);
e9b11c17 7823
890ca9ae
HY		 7824 vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,
7825 GFP_KERNEL);
7826 if (!vcpu->arch.mce_banks) {
7827 r = -ENOMEM;
443c39bc 7828 goto fail_free_lapic;
890ca9ae
HY		 7829 }
7830 vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS;
7831
f1797359
WY		 7832 if (!zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)) {
7833 r = -ENOMEM;
f5f48ee1 7834 goto fail_free_mce_banks;
f1797359 7835 }
f5f48ee1 7836
0ee6a517 7837 fx_init(vcpu);
66f7b72e 7838
ba904635 7839 vcpu->arch.ia32_tsc_adjust_msr = 0x0;
0b79459b 7840 vcpu->arch.pv_time_enabled = false;
d7876f1b
PB		 7841
7842 vcpu->arch.guest_supported_xcr0 = 0;
4344ee98 7843 vcpu->arch.guest_xstate_size = XSAVE_HDR_SIZE + XSAVE_HDR_OFFSET;
d7876f1b 7844
5a4f55cd
EK		 7845 vcpu->arch.maxphyaddr = cpuid_query_maxphyaddr(vcpu);
7846
74545705
RK		 7847 vcpu->arch.pat = MSR_IA32_CR_PAT_DEFAULT;
7848
af585b92 7849 kvm_async_pf_hash_reset(vcpu);
f5132b01 7850 kvm_pmu_init(vcpu);
af585b92 7851
1c1a9ce9
SR		 7852 vcpu->arch.pending_external_vector = -1;
7853
5c919412
AS		 7854 kvm_hv_vcpu_init(vcpu);
7855
e9b11c17 7856 return 0;
0ee6a517 7857
f5f48ee1
SY		 7858fail_free_mce_banks:
7859 kfree(vcpu->arch.mce_banks);
443c39bc
WY		 7860fail_free_lapic:
7861 kvm_free_lapic(vcpu);
e9b11c17
ZX		 7862fail_mmu_destroy:
7863 kvm_mmu_destroy(vcpu);
7864fail_free_pio_data:
ad312c7c 7865 free_page((unsigned long)vcpu->arch.pio_data);
e9b11c17
ZX		 7866fail:
7867 return r;
7868}
7869
7870void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu)
7871{
f656ce01
MT		 7872 int idx;
7873
1f4b34f8 7874 kvm_hv_vcpu_uninit(vcpu);
f5132b01 7875 kvm_pmu_destroy(vcpu);
36cb93fd 7876 kfree(vcpu->arch.mce_banks);
e9b11c17 7877 kvm_free_lapic(vcpu);
f656ce01 7878 idx = srcu_read_lock(&vcpu->kvm->srcu);
e9b11c17 7879 kvm_mmu_destroy(vcpu);
f656ce01 7880 srcu_read_unlock(&vcpu->kvm->srcu, idx);
ad312c7c 7881 free_page((unsigned long)vcpu->arch.pio_data);
35754c98 7882 if (!lapic_in_kernel(vcpu))
54e9818f 7883 static_key_slow_dec(&kvm_no_apic_vcpu);
e9b11c17 7884}
d19a9cd2 7885
e790d9ef
RK		 7886void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu)
7887{
ae97a3b8 7888 kvm_x86_ops->sched_in(vcpu, cpu);
e790d9ef
RK		 7889}
7890
e08b9637 7891int kvm_arch_init_vm(struct kvm *kvm, unsigned long type)
d19a9cd2 7892{
e08b9637
CO		 7893 if (type)
7894 return -EINVAL;
7895
6ef768fa 7896 INIT_HLIST_HEAD(&kvm->arch.mask_notifier_list);
f05e70ac 7897 INIT_LIST_HEAD(&kvm->arch.active_mmu_pages);
365c8868 7898 INIT_LIST_HEAD(&kvm->arch.zapped_obsolete_pages);
4d5c5d0f 7899 INIT_LIST_HEAD(&kvm->arch.assigned_dev_head);
e0f0bbc5 7900 atomic_set(&kvm->arch.noncoherent_dma_count, 0);
d19a9cd2 7901
5550af4d
SY		 7902 /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */
7903 set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap);
7a84428a
AW		 7904 /* Reserve bit 1 of irq_sources_bitmap for irqfd-resampler */
7905 set_bit(KVM_IRQFD_RESAMPLE_IRQ_SOURCE_ID,
7906 &kvm->arch.irq_sources_bitmap);
5550af4d 7907
038f8c11 7908 raw_spin_lock_init(&kvm->arch.tsc_write_lock);
1e08ec4a 7909 mutex_init(&kvm->arch.apic_map_lock);
3f5ad8be 7910 mutex_init(&kvm->arch.hyperv.hv_lock);
d828199e
MT		 7911 spin_lock_init(&kvm->arch.pvclock_gtod_sync_lock);
7912
108b249c 7913 kvm->arch.kvmclock_offset = -ktime_get_boot_ns();
d828199e 7914 pvclock_update_vm_gtod_copy(kvm);
53f658b3 7915
7e44e449 7916 INIT_DELAYED_WORK(&kvm->arch.kvmclock_update_work, kvmclock_update_fn);
332967a3 7917 INIT_DELAYED_WORK(&kvm->arch.kvmclock_sync_work, kvmclock_sync_fn);
7e44e449 7918
0eb05bf2 7919 kvm_page_track_init(kvm);
13d268ca 7920 kvm_mmu_init_vm(kvm);
0eb05bf2 7921
03543133
SS		 7922 if (kvm_x86_ops->vm_init)
7923 return kvm_x86_ops->vm_init(kvm);
7924
d89f5eff 7925 return 0;
d19a9cd2
ZX		 7926}
7927
7928static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu)
7929{
9fc77441
MT		 7930 int r;
7931 r = vcpu_load(vcpu);
7932 BUG_ON(r);
d19a9cd2
ZX		 7933 kvm_mmu_unload(vcpu);
7934 vcpu_put(vcpu);
7935}
7936
7937static void kvm_free_vcpus(struct kvm *kvm)
7938{
7939 unsigned int i;
988a2cae 7940 struct kvm_vcpu *vcpu;
d19a9cd2
ZX		 7941
7942 /*
7943 * Unpin any mmu pages first.
7944 */
af585b92
GN		 7945 kvm_for_each_vcpu(i, vcpu, kvm) {
7946 kvm_clear_async_pf_completion_queue(vcpu);
988a2cae 7947 kvm_unload_vcpu_mmu(vcpu);
af585b92 7948 }
988a2cae
GN		 7949 kvm_for_each_vcpu(i, vcpu, kvm)
7950 kvm_arch_vcpu_free(vcpu);
7951
7952 mutex_lock(&kvm->lock);
7953 for (i = 0; i < atomic_read(&kvm->online_vcpus); i++)
7954 kvm->vcpus[i] = NULL;
d19a9cd2 7955
988a2cae
GN		 7956 atomic_set(&kvm->online_vcpus, 0);
7957 mutex_unlock(&kvm->lock);
d19a9cd2
ZX		 7958}
7959
ad8ba2cd
SY		 7960void kvm_arch_sync_events(struct kvm *kvm)
7961{
332967a3 7962 cancel_delayed_work_sync(&kvm->arch.kvmclock_sync_work);
7e44e449 7963 cancel_delayed_work_sync(&kvm->arch.kvmclock_update_work);
ba4cef31 7964 kvm_free_all_assigned_devices(kvm);
aea924f6 7965 kvm_free_pit(kvm);
ad8ba2cd
SY		 7966}
7967
1d8007bd 7968int __x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, u32 size)
9da0e4d5
PB		 7969{
7970 int i, r;
25188b99 7971 unsigned long hva;
f0d648bd
PB		 7972 struct kvm_memslots *slots = kvm_memslots(kvm);
7973 struct kvm_memory_slot *slot, old;
9da0e4d5
PB		 7974
7975 /* Called with kvm->slots_lock held. */
1d8007bd
PB		 7976 if (WARN_ON(id >= KVM_MEM_SLOTS_NUM))
7977 return -EINVAL;
9da0e4d5 7978
f0d648bd
PB		 7979 slot = id_to_memslot(slots, id);
7980 if (size) {
b21629da 7981 if (slot->npages)
f0d648bd
PB		 7982 return -EEXIST;
7983
7984 /*
7985 * MAP_SHARED to prevent internal slot pages from being moved
7986 * by fork()/COW.
7987 */
7988 hva = vm_mmap(NULL, 0, size, PROT_READ | PROT_WRITE,
7989 MAP_SHARED | MAP_ANONYMOUS, 0);
7990 if (IS_ERR((void *)hva))
7991 return PTR_ERR((void *)hva);
7992 } else {
7993 if (!slot->npages)
7994 return 0;
7995
7996 hva = 0;
7997 }
7998
7999 old = *slot;
9da0e4d5 8000 for (i = 0; i < KVM_ADDRESS_SPACE_NUM; i++) {
1d8007bd 8001 struct kvm_userspace_memory_region m;
9da0e4d5 8002
1d8007bd
PB		 8003 m.slot = id | (i << 16);
8004 m.flags = 0;
8005 m.guest_phys_addr = gpa;
f0d648bd 8006 m.userspace_addr = hva;
1d8007bd 8007 m.memory_size = size;
9da0e4d5
PB		 8008 r = __kvm_set_memory_region(kvm, &m);
8009 if (r < 0)
8010 return r;
8011 }
8012
f0d648bd
PB		 8013 if (!size) {
8014 r = vm_munmap(old.userspace_addr, old.npages * PAGE_SIZE);
8015 WARN_ON(r < 0);
8016 }
8017
9da0e4d5
PB		 8018 return 0;
8019}
8020EXPORT_SYMBOL_GPL(__x86_set_memory_region);
8021
1d8007bd 8022int x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, u32 size)
9da0e4d5
PB		 8023{
8024 int r;
8025
8026 mutex_lock(&kvm->slots_lock);
1d8007bd 8027 r = __x86_set_memory_region(kvm, id, gpa, size);
9da0e4d5
PB		 8028 mutex_unlock(&kvm->slots_lock);
8029
8030 return r;
8031}
8032EXPORT_SYMBOL_GPL(x86_set_memory_region);
8033
d19a9cd2
ZX		 8034void kvm_arch_destroy_vm(struct kvm *kvm)
8035{
27469d29
AH		 8036 if (current->mm == kvm->mm) {
8037 /*
8038 * Free memory regions allocated on behalf of userspace,
8039 * unless the the memory map has changed due to process exit
8040 * or fd copying.
8041 */
1d8007bd
PB		 8042 x86_set_memory_region(kvm, APIC_ACCESS_PAGE_PRIVATE_MEMSLOT, 0, 0);
8043 x86_set_memory_region(kvm, IDENTITY_PAGETABLE_PRIVATE_MEMSLOT, 0, 0);
8044 x86_set_memory_region(kvm, TSS_PRIVATE_MEMSLOT, 0, 0);
27469d29 8045 }
03543133
SS		 8046 if (kvm_x86_ops->vm_destroy)
8047 kvm_x86_ops->vm_destroy(kvm);
6eb55818 8048 kvm_iommu_unmap_guest(kvm);
d7deeeb0
ZX		 8049 kfree(kvm->arch.vpic);
8050 kfree(kvm->arch.vioapic);
d19a9cd2 8051 kvm_free_vcpus(kvm);
af1bae54 8052 kvfree(rcu_dereference_check(kvm->arch.apic_map, 1));
13d268ca 8053 kvm_mmu_uninit_vm(kvm);
d19a9cd2 8054}
0de10343 8055
5587027c 8056void kvm_arch_free_memslot(struct kvm *kvm, struct kvm_memory_slot *free,
db3fe4eb
TY		 8057 struct kvm_memory_slot *dont)
8058{
8059 int i;
8060
d89cc617
TY		 8061 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
8062 if (!dont || free->arch.rmap[i] != dont->arch.rmap[i]) {
548ef284 8063 kvfree(free->arch.rmap[i]);
d89cc617 8064 free->arch.rmap[i] = NULL;
77d11309 8065 }
d89cc617
TY		 8066 if (i == 0)
8067 continue;
8068
8069 if (!dont || free->arch.lpage_info[i - 1] !=
8070 dont->arch.lpage_info[i - 1]) {
548ef284 8071 kvfree(free->arch.lpage_info[i - 1]);
d89cc617 8072 free->arch.lpage_info[i - 1] = NULL;
db3fe4eb
TY		 8073 }
8074 }
21ebbeda
XG		 8075
8076 kvm_page_track_free_memslot(free, dont);
db3fe4eb
TY		 8077}
8078
5587027c
AK		 8079int kvm_arch_create_memslot(struct kvm *kvm, struct kvm_memory_slot *slot,
8080 unsigned long npages)
db3fe4eb
TY		 8081{
8082 int i;
8083
d89cc617 8084 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
92f94f1e 8085 struct kvm_lpage_info *linfo;
db3fe4eb
TY		 8086 unsigned long ugfn;
8087 int lpages;
d89cc617 8088 int level = i + 1;
db3fe4eb
TY		 8089
8090 lpages = gfn_to_index(slot->base_gfn + npages - 1,
8091 slot->base_gfn, level) + 1;
8092
d89cc617
TY		 8093 slot->arch.rmap[i] =
8094 kvm_kvzalloc(lpages * sizeof(*slot->arch.rmap[i]));
8095 if (!slot->arch.rmap[i])
77d11309 8096 goto out_free;
d89cc617
TY		 8097 if (i == 0)
8098 continue;
77d11309 8099
92f94f1e
XG		 8100 linfo = kvm_kvzalloc(lpages * sizeof(*linfo));
8101 if (!linfo)
db3fe4eb
TY		 8102 goto out_free;
8103
92f94f1e
XG		 8104 slot->arch.lpage_info[i - 1] = linfo;
8105
db3fe4eb 8106 if (slot->base_gfn & (KVM_PAGES_PER_HPAGE(level) - 1))
92f94f1e 8107 linfo[0].disallow_lpage = 1;
db3fe4eb 8108 if ((slot->base_gfn + npages) & (KVM_PAGES_PER_HPAGE(level) - 1))
92f94f1e 8109 linfo[lpages - 1].disallow_lpage = 1;
db3fe4eb
TY		 8110 ugfn = slot->userspace_addr >> PAGE_SHIFT;
8111 /*
8112 * If the gfn and userspace address are not aligned wrt each
8113 * other, or if explicitly asked to, disable large page
8114 * support for this slot
8115 */
8116 if ((slot->base_gfn ^ ugfn) & (KVM_PAGES_PER_HPAGE(level) - 1) ||
8117 !kvm_largepages_enabled()) {
8118 unsigned long j;
8119
8120 for (j = 0; j < lpages; ++j)
92f94f1e 8121 linfo[j].disallow_lpage = 1;
db3fe4eb
TY		 8122 }
8123 }
8124
21ebbeda
XG		 8125 if (kvm_page_track_create_memslot(slot, npages))
8126 goto out_free;
8127
db3fe4eb
TY		 8128 return 0;
8129
8130out_free:
d89cc617 8131 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
548ef284 8132 kvfree(slot->arch.rmap[i]);
d89cc617
TY		 8133 slot->arch.rmap[i] = NULL;
8134 if (i == 0)
8135 continue;
8136
548ef284 8137 kvfree(slot->arch.lpage_info[i - 1]);
d89cc617 8138 slot->arch.lpage_info[i - 1] = NULL;
db3fe4eb
TY		 8139 }
8140 return -ENOMEM;
8141}
8142
15f46015 8143void kvm_arch_memslots_updated(struct kvm *kvm, struct kvm_memslots *slots)
e59dbe09 8144{
e6dff7d1
TY		 8145 /*
8146 * memslots->generation has been incremented.
8147 * mmio generation may have reached its maximum value.
8148 */
54bf36aa 8149 kvm_mmu_invalidate_mmio_sptes(kvm, slots);
e59dbe09
TY		 8150}
8151
f7784b8e
MT		 8152int kvm_arch_prepare_memory_region(struct kvm *kvm,
8153 struct kvm_memory_slot *memslot,
09170a49 8154 const struct kvm_userspace_memory_region *mem,
7b6195a9 8155 enum kvm_mr_change change)
0de10343 8156{
f7784b8e
MT		 8157 return 0;
8158}
8159
88178fd4
KH		 8160static void kvm_mmu_slot_apply_flags(struct kvm *kvm,
8161 struct kvm_memory_slot *new)
8162{
8163 /* Still write protect RO slot */
8164 if (new->flags & KVM_MEM_READONLY) {
8165 kvm_mmu_slot_remove_write_access(kvm, new);
8166 return;
8167 }
8168
8169 /*
8170 * Call kvm_x86_ops dirty logging hooks when they are valid.
8171 *
8172 * kvm_x86_ops->slot_disable_log_dirty is called when:
8173 *
8174 * - KVM_MR_CREATE with dirty logging is disabled
8175 * - KVM_MR_FLAGS_ONLY with dirty logging is disabled in new flag
8176 *
8177 * The reason is, in case of PML, we need to set D-bit for any slots
8178 * with dirty logging disabled in order to eliminate unnecessary GPA
8179 * logging in PML buffer (and potential PML buffer full VMEXT). This
8180 * guarantees leaving PML enabled during guest's lifetime won't have
8181 * any additonal overhead from PML when guest is running with dirty
8182 * logging disabled for memory slots.
8183 *
8184 * kvm_x86_ops->slot_enable_log_dirty is called when switching new slot
8185 * to dirty logging mode.
8186 *
8187 * If kvm_x86_ops dirty logging hooks are invalid, use write protect.
8188 *
8189 * In case of write protect:
8190 *
8191 * Write protect all pages for dirty logging.
8192 *
8193 * All the sptes including the large sptes which point to this
8194 * slot are set to readonly. We can not create any new large
8195 * spte on this slot until the end of the logging.
8196 *
8197 * See the comments in fast_page_fault().
8198 */
8199 if (new->flags & KVM_MEM_LOG_DIRTY_PAGES) {
8200 if (kvm_x86_ops->slot_enable_log_dirty)
8201 kvm_x86_ops->slot_enable_log_dirty(kvm, new);
8202 else
8203 kvm_mmu_slot_remove_write_access(kvm, new);
8204 } else {
8205 if (kvm_x86_ops->slot_disable_log_dirty)
8206 kvm_x86_ops->slot_disable_log_dirty(kvm, new);
8207 }
8208}
8209
f7784b8e 8210void kvm_arch_commit_memory_region(struct kvm *kvm,
09170a49 8211 const struct kvm_userspace_memory_region *mem,
8482644a 8212 const struct kvm_memory_slot *old,
f36f3f28 8213 const struct kvm_memory_slot *new,
8482644a 8214 enum kvm_mr_change change)
f7784b8e 8215{
8482644a 8216 int nr_mmu_pages = 0;
f7784b8e 8217
48c0e4e9
XG		 8218 if (!kvm->arch.n_requested_mmu_pages)
8219 nr_mmu_pages = kvm_mmu_calculate_mmu_pages(kvm);
8220
48c0e4e9 8221 if (nr_mmu_pages)
0de10343 8222 kvm_mmu_change_mmu_pages(kvm, nr_mmu_pages);
1c91cad4 8223
3ea3b7fa
WL		 8224 /*
8225 * Dirty logging tracks sptes in 4k granularity, meaning that large
8226 * sptes have to be split. If live migration is successful, the guest
8227 * in the source machine will be destroyed and large sptes will be
8228 * created in the destination. However, if the guest continues to run
8229 * in the source machine (for example if live migration fails), small
8230 * sptes will remain around and cause bad performance.
8231 *
8232 * Scan sptes if dirty logging has been stopped, dropping those
8233 * which can be collapsed into a single large-page spte. Later
8234 * page faults will create the large-page sptes.
8235 */
8236 if ((change != KVM_MR_DELETE) &&
8237 (old->flags & KVM_MEM_LOG_DIRTY_PAGES) &&
8238 !(new->flags & KVM_MEM_LOG_DIRTY_PAGES))
8239 kvm_mmu_zap_collapsible_sptes(kvm, new);
8240
c972f3b1 8241 /*
88178fd4 8242 * Set up write protection and/or dirty logging for the new slot.
c126d94f 8243 *
88178fd4
KH		 8244 * For KVM_MR_DELETE and KVM_MR_MOVE, the shadow pages of old slot have
8245 * been zapped so no dirty logging staff is needed for old slot. For
8246 * KVM_MR_FLAGS_ONLY, the old slot is essentially the same one as the
8247 * new and it's also covered when dealing with the new slot.
f36f3f28
PB		 8248 *
8249 * FIXME: const-ify all uses of struct kvm_memory_slot.
c972f3b1 8250 */
88178fd4 8251 if (change != KVM_MR_DELETE)
f36f3f28 8252 kvm_mmu_slot_apply_flags(kvm, (struct kvm_memory_slot *) new);
0de10343 8253}
1d737c8a 8254
2df72e9b 8255void kvm_arch_flush_shadow_all(struct kvm *kvm)
34d4cb8f 8256{
6ca18b69 8257 kvm_mmu_invalidate_zap_all_pages(kvm);
34d4cb8f
MT		 8258}
8259
2df72e9b
MT		 8260void kvm_arch_flush_shadow_memslot(struct kvm *kvm,
8261 struct kvm_memory_slot *slot)
8262{
ae7cd873 8263 kvm_page_track_flush_slot(kvm, slot);
2df72e9b
MT		 8264}
8265
5d9bc648
PB		 8266static inline bool kvm_vcpu_has_events(struct kvm_vcpu *vcpu)
8267{
8268 if (!list_empty_careful(&vcpu->async_pf.done))
8269 return true;
8270
8271 if (kvm_apic_has_events(vcpu))
8272 return true;
8273
8274 if (vcpu->arch.pv.pv_unhalted)
8275 return true;
8276
8277 if (atomic_read(&vcpu->arch.nmi_queued))
8278 return true;
8279
73917739
PB		 8280 if (test_bit(KVM_REQ_SMI, &vcpu->requests))
8281 return true;
8282
5d9bc648
PB		 8283 if (kvm_arch_interrupt_allowed(vcpu) &&
8284 kvm_cpu_has_interrupt(vcpu))
8285 return true;
8286
1f4b34f8
AS		 8287 if (kvm_hv_has_stimer_pending(vcpu))
8288 return true;
8289
5d9bc648
PB		 8290 return false;
8291}
8292
1d737c8a
ZX		 8293int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu)
8294{
b6b8a145
JK		 8295 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events)
8296 kvm_x86_ops->check_nested_events(vcpu, false);
8297
5d9bc648 8298 return kvm_vcpu_running(vcpu) || kvm_vcpu_has_events(vcpu);
1d737c8a 8299}
5736199a 8300
b6d33834 8301int kvm_arch_vcpu_should_kick(struct kvm_vcpu *vcpu)
5736199a 8302{
b6d33834 8303 return kvm_vcpu_exiting_guest_mode(vcpu) == IN_GUEST_MODE;
5736199a 8304}
78646121
GN		 8305
8306int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu)
8307{
8308 return kvm_x86_ops->interrupt_allowed(vcpu);
8309}
229456fc 8310
82b32774 8311unsigned long kvm_get_linear_rip(struct kvm_vcpu *vcpu)
f92653ee 8312{
82b32774
NA		 8313 if (is_64_bit_mode(vcpu))
8314 return kvm_rip_read(vcpu);
8315 return (u32)(get_segment_base(vcpu, VCPU_SREG_CS) +
8316 kvm_rip_read(vcpu));
8317}
8318EXPORT_SYMBOL_GPL(kvm_get_linear_rip);
f92653ee 8319
82b32774
NA		 8320bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip)
8321{
8322 return kvm_get_linear_rip(vcpu) == linear_rip;
f92653ee
JK		 8323}
8324EXPORT_SYMBOL_GPL(kvm_is_linear_rip);
8325
94fe45da
JK		 8326unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu)
8327{
8328 unsigned long rflags;
8329
8330 rflags = kvm_x86_ops->get_rflags(vcpu);
8331 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
c310bac5 8332 rflags &= ~X86_EFLAGS_TF;
94fe45da
JK		 8333 return rflags;
8334}
8335EXPORT_SYMBOL_GPL(kvm_get_rflags);
8336
6addfc42 8337static void __kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
94fe45da
JK		 8338{
8339 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP &&
f92653ee 8340 kvm_is_linear_rip(vcpu, vcpu->arch.singlestep_rip))
c310bac5 8341 rflags |= X86_EFLAGS_TF;
94fe45da 8342 kvm_x86_ops->set_rflags(vcpu, rflags);
6addfc42
PB		 8343}
8344
8345void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
8346{
8347 __kvm_set_rflags(vcpu, rflags);
3842d135 8348 kvm_make_request(KVM_REQ_EVENT, vcpu);
94fe45da
JK		 8349}
8350EXPORT_SYMBOL_GPL(kvm_set_rflags);
8351
56028d08
GN		 8352void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu, struct kvm_async_pf *work)
8353{
8354 int r;
8355
fb67e14f 8356 if ((vcpu->arch.mmu.direct_map != work->arch.direct_map) ||
f2e10669 8357 work->wakeup_all)
56028d08
GN		 8358 return;
8359
8360 r = kvm_mmu_reload(vcpu);
8361 if (unlikely(r))
8362 return;
8363
fb67e14f
XG		 8364 if (!vcpu->arch.mmu.direct_map &&
8365 work->arch.cr3 != vcpu->arch.mmu.get_cr3(vcpu))
8366 return;
8367
56028d08
GN		 8368 vcpu->arch.mmu.page_fault(vcpu, work->gva, 0, true);
8369}
8370
af585b92
GN		 8371static inline u32 kvm_async_pf_hash_fn(gfn_t gfn)
8372{
8373 return hash_32(gfn & 0xffffffff, order_base_2(ASYNC_PF_PER_VCPU));
8374}
8375
8376static inline u32 kvm_async_pf_next_probe(u32 key)
8377{
8378 return (key + 1) & (roundup_pow_of_two(ASYNC_PF_PER_VCPU) - 1);
8379}
8380
8381static void kvm_add_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8382{
8383 u32 key = kvm_async_pf_hash_fn(gfn);
8384
8385 while (vcpu->arch.apf.gfns[key] != ~0)
8386 key = kvm_async_pf_next_probe(key);
8387
8388 vcpu->arch.apf.gfns[key] = gfn;
8389}
8390
8391static u32 kvm_async_pf_gfn_slot(struct kvm_vcpu *vcpu, gfn_t gfn)
8392{
8393 int i;
8394 u32 key = kvm_async_pf_hash_fn(gfn);
8395
8396 for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU) &&
c7d28c24
XG		 8397 (vcpu->arch.apf.gfns[key] != gfn &&
8398 vcpu->arch.apf.gfns[key] != ~0); i++)
af585b92
GN		 8399 key = kvm_async_pf_next_probe(key);
8400
8401 return key;
8402}
8403
8404bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8405{
8406 return vcpu->arch.apf.gfns[kvm_async_pf_gfn_slot(vcpu, gfn)] == gfn;
8407}
8408
8409static void kvm_del_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8410{
8411 u32 i, j, k;
8412
8413 i = j = kvm_async_pf_gfn_slot(vcpu, gfn);
8414 while (true) {
8415 vcpu->arch.apf.gfns[i] = ~0;
8416 do {
8417 j = kvm_async_pf_next_probe(j);
8418 if (vcpu->arch.apf.gfns[j] == ~0)
8419 return;
8420 k = kvm_async_pf_hash_fn(vcpu->arch.apf.gfns[j]);
8421 /*
8422 * k lies cyclically in ]i,j]
8423 * | i.k.j |
8424 * |....j i.k.| or |.k..j i...|
8425 */
8426 } while ((i <= j) ? (i < k && k <= j) : (i < k || k <= j));
8427 vcpu->arch.apf.gfns[i] = vcpu->arch.apf.gfns[j];
8428 i = j;
8429 }
8430}
8431
7c90705b
GN		 8432static int apf_put_user(struct kvm_vcpu *vcpu, u32 val)
8433{
8434
8435 return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apf.data, &val,
8436 sizeof(val));
8437}
8438
af585b92
GN		 8439void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu,
8440 struct kvm_async_pf *work)
8441{
6389ee94
AK		 8442 struct x86_exception fault;
8443
7c90705b 8444 trace_kvm_async_pf_not_present(work->arch.token, work->gva);
af585b92 8445 kvm_add_async_pf_gfn(vcpu, work->arch.gfn);
7c90705b
GN		 8446
8447 if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) ||
fc5f06fa
GN		 8448 (vcpu->arch.apf.send_user_only &&
8449 kvm_x86_ops->get_cpl(vcpu) == 0))
7c90705b
GN		 8450 kvm_make_request(KVM_REQ_APF_HALT, vcpu);
8451 else if (!apf_put_user(vcpu, KVM_PV_REASON_PAGE_NOT_PRESENT)) {
6389ee94
AK		 8452 fault.vector = PF_VECTOR;
8453 fault.error_code_valid = true;
8454 fault.error_code = 0;
8455 fault.nested_page_fault = false;
8456 fault.address = work->arch.token;
8457 kvm_inject_page_fault(vcpu, &fault);
7c90705b 8458 }
af585b92
GN		 8459}
8460
8461void kvm_arch_async_page_present(struct kvm_vcpu *vcpu,
8462 struct kvm_async_pf *work)
8463{
6389ee94
AK		 8464 struct x86_exception fault;
8465
7c90705b 8466 trace_kvm_async_pf_ready(work->arch.token, work->gva);
f2e10669 8467 if (work->wakeup_all)
7c90705b
GN		 8468 work->arch.token = ~0; /* broadcast wakeup */
8469 else
8470 kvm_del_async_pf_gfn(vcpu, work->arch.gfn);
8471
8472 if ((vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) &&
8473 !apf_put_user(vcpu, KVM_PV_REASON_PAGE_READY)) {
6389ee94
AK		 8474 fault.vector = PF_VECTOR;
8475 fault.error_code_valid = true;
8476 fault.error_code = 0;
8477 fault.nested_page_fault = false;
8478 fault.address = work->arch.token;
8479 kvm_inject_page_fault(vcpu, &fault);
7c90705b 8480 }
e6d53e3b 8481 vcpu->arch.apf.halted = false;
a4fa1635 8482 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
7c90705b
GN		 8483}
8484
8485bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu)
8486{
8487 if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED))
8488 return true;
8489 else
8490 return !kvm_event_needs_reinjection(vcpu) &&
8491 kvm_x86_ops->interrupt_allowed(vcpu);
af585b92
GN		 8492}
8493
5544eb9b
PB		 8494void kvm_arch_start_assignment(struct kvm *kvm)
8495{
8496 atomic_inc(&kvm->arch.assigned_device_count);
8497}
8498EXPORT_SYMBOL_GPL(kvm_arch_start_assignment);
8499
8500void kvm_arch_end_assignment(struct kvm *kvm)
8501{
8502 atomic_dec(&kvm->arch.assigned_device_count);
8503}
8504EXPORT_SYMBOL_GPL(kvm_arch_end_assignment);
8505
8506bool kvm_arch_has_assigned_device(struct kvm *kvm)
8507{
8508 return atomic_read(&kvm->arch.assigned_device_count);
8509}
8510EXPORT_SYMBOL_GPL(kvm_arch_has_assigned_device);
8511
e0f0bbc5
AW		 8512void kvm_arch_register_noncoherent_dma(struct kvm *kvm)
8513{
8514 atomic_inc(&kvm->arch.noncoherent_dma_count);
8515}
8516EXPORT_SYMBOL_GPL(kvm_arch_register_noncoherent_dma);
8517
8518void kvm_arch_unregister_noncoherent_dma(struct kvm *kvm)
8519{
8520 atomic_dec(&kvm->arch.noncoherent_dma_count);
8521}
8522EXPORT_SYMBOL_GPL(kvm_arch_unregister_noncoherent_dma);
8523
8524bool kvm_arch_has_noncoherent_dma(struct kvm *kvm)
8525{
8526 return atomic_read(&kvm->arch.noncoherent_dma_count);
8527}
8528EXPORT_SYMBOL_GPL(kvm_arch_has_noncoherent_dma);
8529
14717e20
AW		 8530bool kvm_arch_has_irq_bypass(void)
8531{
8532 return kvm_x86_ops->update_pi_irte != NULL;
8533}
8534
87276880
FW		 8535int kvm_arch_irq_bypass_add_producer(struct irq_bypass_consumer *cons,
8536 struct irq_bypass_producer *prod)
8537{
8538 struct kvm_kernel_irqfd *irqfd =
8539 container_of(cons, struct kvm_kernel_irqfd, consumer);
8540
14717e20 8541 irqfd->producer = prod;
87276880 8542
14717e20
AW		 8543 return kvm_x86_ops->update_pi_irte(irqfd->kvm,
8544 prod->irq, irqfd->gsi, 1);
87276880
FW		 8545}
8546
8547void kvm_arch_irq_bypass_del_producer(struct irq_bypass_consumer *cons,
8548 struct irq_bypass_producer *prod)
8549{
8550 int ret;
8551 struct kvm_kernel_irqfd *irqfd =
8552 container_of(cons, struct kvm_kernel_irqfd, consumer);
8553
87276880
FW		 8554 WARN_ON(irqfd->producer != prod);
8555 irqfd->producer = NULL;
8556
8557 /*
8558 * When producer of consumer is unregistered, we change back to
8559 * remapped mode, so we can re-use the current implementation
bb3541f1 8560 * when the irq is masked/disabled or the consumer side (KVM
87276880
FW		 8561 * int this case doesn't want to receive the interrupts.
8562 */
8563 ret = kvm_x86_ops->update_pi_irte(irqfd->kvm, prod->irq, irqfd->gsi, 0);
8564 if (ret)
8565 printk(KERN_INFO "irq bypass consumer (token %p) unregistration"
8566 " fails: %d\n", irqfd->consumer.token, ret);
8567}
8568
8569int kvm_arch_update_irqfd_routing(struct kvm *kvm, unsigned int host_irq,
8570 uint32_t guest_irq, bool set)
8571{
8572 if (!kvm_x86_ops->update_pi_irte)
8573 return -EINVAL;
8574
8575 return kvm_x86_ops->update_pi_irte(kvm, host_irq, guest_irq, set);
8576}
8577
52004014
FW		 8578bool kvm_vector_hashing_enabled(void)
8579{
8580 return vector_hashing;
8581}
8582EXPORT_SYMBOL_GPL(kvm_vector_hashing_enabled);
8583
229456fc 8584EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit);
931c33b1 8585EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_fast_mmio);
229456fc
MT		 8586EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq);
8587EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault);
8588EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr);
8589EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr);
0ac406de 8590EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun);
d8cabddf 8591EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit);
17897f36 8592EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject);
236649de 8593EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit);
ec1ff790 8594EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga);
532a46b9 8595EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit);
2e554e8d 8596EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intercepts);
489223ed 8597EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_write_tsc_offset);
7b46268d 8598EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_ple_window);
843e4330 8599EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_pml_full);
efc64404 8600EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_pi_irte_update);
18f40c53
SS		 8601EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_avic_unaccelerated_access);
8602EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_avic_incomplete_ipi);
Mirror https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git