]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
projects / thirdparty / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Fix an illegal memory access in the assembler when generating a DWARF5 file/directory...
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
4706679d
NC		 12020-05-04 Nick Clifton <nickc@redhat.com>
2
3 PR 25917
4 * dwarf2dbg.c (out_dir_and_file_list): Check for the directory
5 table's existence before looking at its entries.
6 * testsuite/gas/elf/pr25917.s: New test source file.
7 * testsuite/gas/elf/pr25917.d: New test driver.
8 * testsuite/gas/elf/elf.exp (run_elf_list_test): Run the new test.
9
09c1e68a
AC		 102020-04-30 Alex Coplan <alex.coplan@arm.com>
11
12 * config/tc-aarch64.c (fix_insn): Implement for
13 AARCH64_OPND_UNDEFINED.
14 (parse_operands): Implement for AARCH64_OPND_UNDEFINED.
15 * testsuite/gas/aarch64/udf.s: New.
16 * testsuite/gas/aarch64/udf.d: New.
17 * testsuite/gas/aarch64/udf-invalid.s: New.
18 * testsuite/gas/aarch64/udf-invalid.l: New.
19 * testsuite/gas/aarch64/udf-invalid.d: New.
20
c578f16e
YS		 212020-04-30 Yoshinori Sato <ysato@users.sourceforge.jp>
22
23 * config/tc-rx.c (elf_flags): Reset default value.
24 (md_parse_option): For rx-elf Initialize elf_flags with RX_ABI.
25
935f1f4b
MF		 262020-04-29 Max Filippov <jcmvbkbc@gmail.com>
27
28 * config/tc-xtensa.c (XTENSA_MARCH_EARLIEST): Define macro as 0
29 if it's not defined.
30 (microarch_earliest): New static variable.
31 (xg_translate_idioms): Translate "simcall" to "simcall 0" when
32 simcall opcode has mandatory parameter.
33 (xg_init_global_config): Initialize microarch_earliest.
34
5c936ef5
NC		 352020-04-29 Nick Clifton <nickc@redhat.com>
36
37 PR 22699
38 * config/tc-sh.c (build_Mytes): Change operand type IMM0_8 to
39 IMM0_8S and add support for IMM0_8U.
40 * testsuite/gas/sh/sh4a.s: Add test of a logical insn using an
41 unsigned 8-bit immediate.
42 * testsuite/gas/sh/sh4a.d: Extended expected disassembly.
241e541d 43 * testsuite/gas/sh/sh4al-dsp.d: Update expected disassembly.
5c936ef5 44
251dae91
TC		 452020-04-27 Tamar Christina <tamar.christina@arm.com>
46
47 * NEWS: Add news entry for big-obj.
48 * config/tc-i386.c (i386_target_format): Support new format.
49 * doc/c-i386.texi: Add i386 support.
50 * testsuite/gas/pe/big-obj.d: Rename test to not be x64 specific.
51 * testsuite/gas/pe/pe.exp (big-obj): Make test run on i386 as well.
52
714e6c96
NC		 532020-04-27 Nick Clifton <nickc@redhat.com>
54
55 PR 25878
56 * dwarf2dbg.c (struct file_entry): Add auto_assigned field.
57 (assign_file_to_slot): New function. Fills in an entry in the
58 files table.
59 (allocate_filenum): Use new function.
60 (allocate_filename_to_slot): Use new function. If the specified
61 slot entry is already in use, but was chosen automatically then
62 reassign the automatic entry.
63
a09f656b 642020-04-26 Hongtao Liu <hongtao.liu@intel.com
65
66 * config/tc-i386.c (lfence_before_ret_shl): New member.
67 (load_insn_p): implict load for POP/POPA/POPF/XLATB, no load
68 for Anysize insns.
69 (insert_after_load): Issue warning for REP CMPS/SCAS.
70 (insert_before_before): Handle iret, Handle
71 -mlfence-before-ret=shl, Adjust operand size of or/not/shl to ret's,
72 (md_parse_option): Change -mlfence-before-ret=[none|not|or] to
73 -mlfence-before-ret=[none/not/or/shl/yes].
74 Enable -mlfence-before-ret=shl when
75 -mlfence-beofre-indirect-branch=all and no explict -mlfence-before-ret option.
76 (md_show_usage): Ditto.
77 * doc/c-i386.texi: Ditto.
78 * testsuite/gas/i386/i386.exp: Add new testcases.
79 * testsuite/gas/i386/lfence-load-b.d: New.
80 * testsuite/gas/i386/lfence-load-b.e: New.
81 * testsuite/gas/i386/lfence-load.d: Modified.
82 * testsuite/gas/i386/lfence-load.e: New.
83 * testsuite/gas/i386/lfence-load.s: Modified.
84 * testsuite/gas/i386/lfence-ret-a.d: Modified.
85 * testsuite/gas/i386/lfence-ret-b.d: Modified.
86 * testsuite/gas/i386/lfence-ret-c.d: New.
87 * testsuite/gas/i386/lfence-ret-d.d: New.
88 * testsuite/gas/i386/lfence-ret.s: Modified.
89 * testsuite/gas/i386/x86-64-lfence-load-b.d: New.
90 * testsuite/gas/i386/x86-64-lfence-load.d: Modified.
91 * testsuite/gas/i386/x86-64-lfence-load.s: Modified.
92 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Modified.
93 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Modified.
94 * testsuite/gas/i386/x86-64-lfence-ret-c.d: New.
95 * testsuite/gas/i386/x86-64-lfence-ret-d.d: New
96 * testsuite/gas/i386/x86-64-lfence-ret-e.d: New.
97 * testsuite/gas/i386/x86-64-lfence-ret.e: New.
98 * testsuite/gas/i386/x86-64-lfence-ret.s: New.
99
30ce8e47
MF		 1002020-04-22 Max Filippov <jcmvbkbc@gmail.com>
101
102 PR ld/25861
103 * config/tc-xtensa.c (md_apply_fix): Replace
104 BFD_RELOC_XTENSA_DIFF{8,16,32} generation with
105 BFD_RELOC_XTENSA_PDIFF{8,16,32} and
106 BFD_RELOC_XTENSA_NDIFF{8,16,32} generation.
107 * testsuite/gas/xtensa/loc.d: Replace BFD_RELOC_XTENSA_DIFF16
108 with BFD_RELOC_XTENSA_PDIFF16 in the expected output.
109
31c89d60
AM		 1102020-04-22 Alan Modra <amodra@gmail.com>
111
112 * config/obj-elf.c (elf_frob_symbol): Unconditionally remove
113 symbol for ".symver .. remove".
114 * doc/as.texi (.symver): Update.
115 * testsuite/gas/symver/symver11.s: Make foo weak.
116 * testsuite/gas/symver/symver11.d: Expect an error.
117 * testsuite/gas/symver/symver7.d: Allow other random symbols.
118
1d3eb556
L		 1192020-04-21 H.J. Lu <hongjiu.lu@intel.com>
120
121 * testsuite/gas/symver/symver11.s: Add ".balign 8".
122
bb2a1453
AS		 1232020-04-21 Andreas Schwab <schwab@linux-m68k.org>
124
125 PR 25848
126 * testsuite/gas/m68k/operands.s: Add tests for cmpi.
127 * testsuite/gas/m68k/operands.d: Update.
128 * testsuite/gas/m68k/op68000.d: Update for new error messages.
129
c36876fe
TC		 1302020-04-21 Tamar Christina <tamar.christina@arm.com>
131
132 PR binutils/24753
133 * testsuite/gas/arm/pr24753.d: New test.
134 * testsuite/gas/arm/pr24753.s: New test.
135
6914be53
L		 1362020-04-21 H.J. Lu <hongjiu.lu@intel.com>
137
138 PR gas/23840
139 PR gas/25295
140 * NEWS: Mention .symver extension.
141 * config/obj-elf.c (obj_elf_find_and_add_versioned_name): New
142 function.
143 (obj_elf_symver): Call obj_elf_find_and_add_versioned_name to
144 add a version name. Add local, hidden and remove visibility
145 support.
146 (elf_frob_symbol): Handle the list of version names. Update the
147 original symbol to local, hidden or remove it from the symbol
148 table.
149 (elf_frob_file_before_adjust): Handle the list of version names.
150 * config/obj-elf.h (elf_visibility): New.
151 (elf_versioned_name_list): Likewise.
152 (elf_obj_sy): Change local to bitfield. Add rename, bad_version
153 and visibility. Change versioned_name pointer to struct
154 elf_versioned_name_list.
155 * doc/as.texi: Update .symver directive.
156 * testsuite/gas/symver/symver.exp: Run all *.d tests. Add more
157 error checking tests.
158 * testsuite/gas/symver/symver6.d: New file.
159 * testsuite/gas/symver/symver7.d: Likewise.
160 * testsuite/gas/symver/symver7.s: Likewise.
161 * testsuite/gas/symver/symver8.d: Likewise.
162 * testsuite/gas/symver/symver8.s: Likewise.
163 * testsuite/gas/symver/symver9.s: Likewise.
164 * testsuite/gas/symver/symver9a.d: Likewise.
165 * testsuite/gas/symver/symver9b.d: Likewise.
166 * testsuite/gas/symver/symver10.s: Likewise.
167 * testsuite/gas/symver/symver10a.d: Likewise.
168 * testsuite/gas/symver/symver10b.d: Likewise.
169 * testsuite/gas/symver/symver11.d: Likewise.
170 * testsuite/gas/symver/symver11.s: Likewise.
171 * testsuite/gas/symver/symver12.d: Likewise.
172 * testsuite/gas/symver/symver12.s: Likewise.
173 * testsuite/gas/symver/symver13.d: Likewise.
174 * testsuite/gas/symver/symver13.s: Likewise.
175 * testsuite/gas/symver/symver14.d: Likewise.
176 * testsuite/gas/symver/symver14.l: Likewise.
177 * testsuite/gas/symver/symver15.d: Likewise.
178 * testsuite/gas/symver/symver15.l: Likewise.
179 * testsuite/gas/symver/symver6.l: Removed.
180 * testsuite/gas/symver/symver6.s: Updated.
181
c2e5c986
SD		 1822020-04-20 Sudakshina Das <sudi.das@arm.com>
183
184 * config/tc-aarch64.c (parse_barrier_psb): Update error messages
185 to include TSB.
186 * testsuite/gas/aarch64/system-2.d: Update -march and new tsb tests.
187 * testsuite/gas/aarch64/system-2.s: Add new tsb tests.
188 * testsuite/gas/aarch64/system.d: Update.
189
8a6e1d1d
SD		 1902020-04-20 Sudakshina Das <sudi.das@arm.com>
191
192 * testsuite/gas/aarch64/bti.d: Update -march option.
193 * testsuite/gas/aarch64/illegal-bti.d: Remove.
194 * testsuite/gas/aarch64/illegal-bti.l: Remove.
195 * testsuite/gas/aarch64/illegal-ras-1.l: Remove esb.
196 * testsuite/gas/aarch64/illegal-ras-1.s: Remove esb.
197
49af2f5c
AM		 1982020-04-17 Alan Modra <amodra@gmail.com>
199
200 * config/tc-bfin.h (TC_EQUAL_IN_INSN): Allow assignment to dot.
201
8e4979ac
NC		 2022020-04-16 Gagan Singh Sidhu <broly@mac.com>
203 Nick Clifton <nickc@redhat.com>
204
205 PR 25803
206 * config/obj-elf.c (obj_elf_type): Reject ifunc symbols on MIPS
207 targets.
208 * testsuite/gas/elf/elf.exp: Add MIPS targets to the list to skip
209 for the type-2 test.
210 * testsuite/gas/elf/type-noifunc.e: Update to allow for MIPS
211 targets running this test.
212
c54a9b56
DF		 2132020-02-16 David Faust <david.faust@oracle.com>
214
215 * testsuite/gas/bpf/bpf.exp: Run jump32 tests.
216 * testsuite/gas/bpf/jump32.s: New file.
217 * testsuite/gas/bpf/jump32.d: Likewise.
218
3071b197
L		 2192020-04-08 H.J. Lu <hongjiu.lu@intel.com>
220
221 * doc/c-i386.texi: Correct -mlfence-before-indirect-branch=
222 documentation.
223
6a3ab923
GN		 2242020-04-08 Gunther Nikl <gnikl@justmail.de>
225
226 * config/tc-moxie.h (MD_PCREL_FROM_SECTION): Delete define.
227 (md_pcrel_from): Remove prototytpe.
d9f19885
GN		 228 * config/tc-m32c.h (MD_PCREL_FROM_SECTION): Delete duplicate
229 define.
230 (md_pcrel_from_section): Remove duplicate prototype.
9ad4cfa8
GN		 231 * tc.h (md_pcrel_from_section): Add prototype.
232 * config/tc-aarch64.h (md_pcrel_from_section): Remove prototype.
233 * config/tc-arc.h (md_pcrel_from_section): Likewise.
234 * config/tc-arm.h (md_pcrel_from_section): Likewise.
235 * config/tc-avr.h (md_pcrel_from_section): Likewise.
236 * config/tc-bfin.h (md_pcrel_from_section): Likewise.
237 * config/tc-bpf.h (md_pcrel_from_section): Likewise.
238 * config/tc-csky.h (md_pcrel_from_section): Likewise.
239 * config/tc-d10v.h (md_pcrel_from_section): Likewise.
240 * config/tc-d30v.h (md_pcrel_from_section): Likewise.
241 * config/tc-epiphany.h (md_pcrel_from_section): Likewise.
242 * config/tc-fr30.h (md_pcrel_from_section): Likewise.
243 * config/tc-frv.h (md_pcrel_from_section): Likewise.
244 * config/tc-iq2000.h (md_pcrel_from_section): Likewise.
245 * config/tc-lm32.h (md_pcrel_from_section): Likewise.
246 * config/tc-m32c.h (md_pcrel_from_section): Likewise.
247 * config/tc-m32r.h (md_pcrel_from_section): Likewise.
248 * config/tc-mcore.h (md_pcrel_from_section): Likewise.
249 * config/tc-mep.h (md_pcrel_from_section): Likewise.
250 * config/tc-metag.h (md_pcrel_from_section): Likewise.
251 * config/tc-microblaze.h (md_pcrel_from_section): Likewise.
252 * config/tc-mmix.h (md_pcrel_from_section): Likewise.
253 * config/tc-moxie.h (md_pcrel_from_section): Likewise.
254 * config/tc-msp430.h (md_pcrel_from_section): Likewise.
255 * config/tc-mt.h (md_pcrel_from_section): Likewise.
256 * config/tc-or1k.h (md_pcrel_from_section): Likewise.
257 * config/tc-ppc.h (md_pcrel_from_section): Likewise.
258 * config/tc-rl78.h (md_pcrel_from_section): Likewise.
259 * config/tc-rx.h (md_pcrel_from_section): Likewise.
260 * config/tc-s390.h (md_pcrel_from_section): Likewise.
261 * config/tc-sh.h (md_pcrel_from_section): Likewise.
262 * config/tc-xc16x.h (md_pcrel_from_section): Likewise.
263 * config/tc-xstormy16.h (md_pcrel_from_section): Likewise.
4c09b8c4
GN		 264 * config/tc-microblaze.h (md_begin, md_assemble, md_undefined_symbol,
265 md_show_usage, md_convert_frag, md_operand, md_number_to_chars,
266 md_estimate_size_before_relax, md_section_align, tc_gen_reloc,
267 md_apply_fix3): Delete prototypes.
6a3ab923 268
6e0e8b45
L		 2692020-04-07 H.J. Lu <hongjiu.lu@intel.com>
270
271 * NEWS: Mention support for Intel SERIALIZE and TSXLDTRK
272 instructions.
273
266803a2
L		 2742020-04-07 H.J. Lu <hongjiu.lu@intel.com>
275
276 * doc/c-z80.texi: Fix @xref warnings.
277
bb651e8b
CL		 2782020-04-07 Lili Cui <lili.cui@intel.com>
279
280 * config/tc-i386.c (cpu_arch): Add .TSXLDTRK.
281 (cpu_noarch): Likewise.
282 * doc/c-i386.texi: Document TSXLDTRK.
283 * testsuite/gas/i386/i386.exp: Run TSXLDTRK tests.
284 * testsuite/gas/i386/tsxldtrk.d: Likewise.
285 * testsuite/gas/i386/tsxldtrk.s: Likewise.
286 * testsuite/gas/i386/x86-64-tsxldtrk.d: Likewise.
287
4b27d27c
L		 2882020-04-02 Lili Cui <lili.cui@intel.com>
289
290 * config/tc-i386.c (cpu_arch): Add .serialize.
291 (cpu_noarch): Likewise.
292 * doc/c-i386.texi: Document serialize.
293 * testsuite/gas/i386/i386.exp: Run serialize tests
294 * testsuite/gas/i386/serialize.d: Likewise.
295 * testsuite/gas/i386/x86-64-serialize.d: Likewise.
296 * testsuite/gas/i386/serialize.s: Likewise.
297
bb897477
RO		 2982020-04-02 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
299
300 * testsuite/gas/elf/section12a.d: Use notarget instead of xfail.
301 * testsuite/gas/elf/section12b.d: Likewise.
302 * testsuite/gas/elf/section16a.d: Likewise.
303 * testsuite/gas/elf/section16b.d: Likewise.
304
59e28a97
GN		 3052020-04-02 Gunther Nikl <gnikl@justmail.de>
306
307 * config/tc-m68k.c (m68k_ip): Fix range check for index register
308 with a suppressed address register.
309
efc3a950
L		 3102020-04-01 H.J. Lu <hongjiu.lu@intel.com>
311
312 PR gas/25756
313 * config/tc-i386.h (TC_FORCE_RELOCATION_ABS): New.
314 * testsuite/gas/i386/localpic.s: Add a test for relocation
315 against local absolute symbol.
316 * testsuite/gas/i386/x86-64-localpic.s: Likewise.
317 * testsuite/gas/i386/localpic.d: Updated.
318 * testsuite/gas/i386/x86-64-localpic.d: Likewise.
319 * testsuite/gas/i386/ilp32/x86-64-localpic.d: Likewise.
320
15d47c3a
RO		 3212020-04-01 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
322
323 PR gas/25732
324 * testsuite/gas/i386/solaris/x86-64-branch-2.d: New file.
325 * testsuite/gas/i386/solaris/x86-64-branch-3.d: New file.
326 * testsuite/gas/i386/solaris/x86-64-jump.d: Incorporate changes to
327 testsuite/gas/i386/x86-64-jump.d.
328 * gas/testsuite/gas/i386/solaris/x86-64-mpx-branch-1.d:
329 Incorporate changes to
330 gas/testsuite/gas/i386/x86-64-mpx-branch-1.d.
331 * testsuite/gas/i386/solaris/x86-64-mpx-branch-2.d : Incorporate
332 changes to testsuite/gas/i386/x86-64-mpx-branch-2.d.
333 * testsuite/gas/i386/x86-64-branch-2.d: Skip on *-*-solaris*.
334 * testsuite/gas/i386/x86-64-branch-3.d: Likewise.
335
876678f0
MR		 3362020-03-31 Maciej W. Rozycki <macro@linux-mips.org>
337
338 PR 25611
339 PR 25614
340 * dwarf2dbg.c: Do not include "bignum.h".
341
d1a89da5
NC		 3422020-03-30 Nelson Chu <nelson.chu@sifive.com>
343
344 * testsuite/gas/riscv/alias-csr.d: Move this to priv-reg-pseudo.
345 * testsuite/gas/riscv/alias-csr.s: Likewise.
346 * testsuite/gas/riscv/no-aliases-csr.d: Move this
347 to priv-reg-pseudo-noalias.
348 * testsuite/gas/riscv/bad-csr.d: Rename to priv-reg-fail-nonexistent.
349 * testsuite/gas/riscv/bad-csr.l: Likewise.
350 * testsuite/gas/riscv/bad-csr.s: Likewise.
351 * testsuite/gas/riscv/satp.d: Removed. Already included in priv-reg.
352 * testsuite/gas/riscv/satp.s: Likewise.
353 * testsuite/gas/riscv/priv-reg-pseudo.d: New testcase for all pseudo
354 csr instruction, including alias-csr testcase.
355 * testsuite/gas/riscv/priv-reg-pseudo.s: Likewise.
356 * testsuite/gas/riscv/priv-reg-pseudo-noalias.d: New testcase for all
357 pseudo instruction with objdump -Mno-aliases.
358 * testsuite/gas/riscv/priv-reg-fail-nonexistent.d: New testcase.
359 * testsuite/gas/riscv/priv-reg-fail-nonexistent.l: Likewise.
360 * testsuite/gas/riscv/priv-reg-fail-nonexistent.s: Likewise.
361 * testsuite/gas/riscv/priv-reg.d: Update CSR to 1.11.
362 * testsuite/gas/riscv/priv-reg.s: Likewise.
363 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
364 * testsuite/gas/riscv/csr-dw-regnums.d: Likewise.
365 * testsuite/gas/riscv/csr-dw-regnums.s: Likewise.
366
b7780957
J		 3672020-03-25 J.W. Jagersma <jwjagersma@gmail.com>
368
369 * config/obj-coff.c (obj_coff_section): Set the bss flag on
370 sections with the "b" attribute.
371
d1023b5d
AM		 3722020-03-22 Alan Modra <amodra@gmail.com>
373
374 * testsuite/gas/s12z/truncated.d: Update expected output.
375
0d832e7f
SB		 3762020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
377
378 PR 25690
379 * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
380 * doc/c-z80.texi: Update documentation.
381
327ef784
NC		 3822020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
383
384 PR 25641
385 PR 25668
386 PR 25633
387 Fix disassembling ED+A4/AC/B4/BC opcodes.
388 Fix assembling lines containing colonless label and instruction
389 with first operand inside parentheses.
390 Fix registration of unsupported by target CPU registers.
391 * config/tc-z80.c: See above.
392 * config/tc-z80.h: See above.
393 * testsuite/gas/z80/colonless.d: Update test.
394 * testsuite/gas/z80/colonless.s: Likewise.
395 * testsuite/gas/z80/ez80_adl_all.d: Likewise.
396 * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
397 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
398 * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
399 * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
400 * testsuite/gas/z80/unsup_regs.s: Likewise.
401 * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
402 * testsuite/gas/z80/z80.exp: Likewise.
403 * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
404 * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
405 * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
406
66d1f7cc
AV		 4072020-03-13 Andre Vieira <andre.simoesdiasvieira@arm.com>
408
409 PR 25660
410 * config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
411 (parse_operands): Handle new operand codes.
412 (do_neon_dyadic_long): Make shape check accept the scalar variants.
413 (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
414 * testsuite/gas/arm/mve-vaddsub-it.s: New test.
415 * testsuite/gas/arm/mve-vaddsub-it.d: New test.
416 * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
417 * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
418 * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
419 * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
420
9e8f1c90
L		 4212020-03-11 H.J. Lu <hongjiu.lu@intel.com>
422
423 * NEWS: Mention x86 assembler options for CVE-2020-0551.
424
97b4a8f7
L		 4252020-03-11 H.J. Lu <hongjiu.lu@intel.com>
426
427 * testsuite/gas/i386/i386.exp: Run new tests.
428 * testsuite/gas/i386/lfence-byte.d: New file.
429 * testsuite/gas/i386/lfence-byte.e: Likewise.
430 * testsuite/gas/i386/lfence-byte.s: Likewise.
431 * testsuite/gas/i386/lfence-indbr-a.d: Likewise.
432 * testsuite/gas/i386/lfence-indbr-b.d: Likewise.
433 * testsuite/gas/i386/lfence-indbr-c.d: Likewise.
434 * testsuite/gas/i386/lfence-indbr.e: Likewise.
435 * testsuite/gas/i386/lfence-indbr.s: Likewise.
436 * testsuite/gas/i386/lfence-load.d: Likewise.
437 * testsuite/gas/i386/lfence-load.s: Likewise.
438 * testsuite/gas/i386/lfence-ret-a.d: Likewise.
439 * testsuite/gas/i386/lfence-ret-b.d: Likewise.
440 * testsuite/gas/i386/lfence-ret.s: Likewise.
441 * testsuite/gas/i386/x86-64-lfence-byte.d: Likewise.
442 * testsuite/gas/i386/x86-64-lfence-byte.e: Likewise.
443 * testsuite/gas/i386/x86-64-lfence-byte.s: Likewise.
444 * testsuite/gas/i386/x86-64-lfence-indbr-a.d: Likewise.
445 * testsuite/gas/i386/x86-64-lfence-indbr-b.d: Likewise.
446 * testsuite/gas/i386/x86-64-lfence-indbr-c.d: Likewise.
447 * testsuite/gas/i386/x86-64-lfence-indbr.e: Likewise.
448 * testsuite/gas/i386/x86-64-lfence-indbr.s: Likewise.
449 * testsuite/gas/i386/x86-64-lfence-load.d: Likewise.
450 * testsuite/gas/i386/x86-64-lfence-load.s: Likewise.
451 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Likewise.
452 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Likewise.
453
ae531041
L		 4542020-03-11 H.J. Lu <hongjiu.lu@intel.com>
455
456 * config/tc-i386.c (lfence_after_load): New.
457 (lfence_before_indirect_branch_kind): New.
458 (lfence_before_indirect_branch): New.
459 (lfence_before_ret_kind): New.
460 (lfence_before_ret): New.
461 (last_insn): New.
462 (load_insn_p): New.
463 (insert_lfence_after): New.
464 (insert_lfence_before): New.
465 (md_assemble): Call insert_lfence_before and insert_lfence_after.
466 Set last_insn.
467 (OPTION_MLFENCE_AFTER_LOAD): New.
468 (OPTION_MLFENCE_BEFORE_INDIRECT_BRANCH): New.
469 (OPTION_MLFENCE_BEFORE_RET): New.
470 (md_longopts): Add -mlfence-after-load=,
471 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
472 (md_parse_option): Handle -mlfence-after-load=,
473 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
474 (md_show_usage): Display -mlfence-after-load=,
475 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
476 (i386_cons_align): New.
477 * config/tc-i386.h (i386_cons_align): New.
478 (md_cons_align): New.
479 * doc/c-i386.texi: Document -mlfence-after-load=,
480 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
481
5496f3c6
NC		 4822020-03-11 Nick Clifton <nickc@redhat.com>
483
484 PR 25611
485 PR 25614
486 * dwarf2dbg.c (DWARF2_FILE_TIME_NAME): Default to -1.
487 (DWARF2_FILE_SIZE_NAME): Default to -1.
488 (DWARF2_LINE_VERSION): Default to the current dwarf level or 3,
489 whichever is higher.
490 (DWARF2_LINE_MAX_OPS_PER_INSN): Provide a default value of 1.
491 (NUM_MD5_BYTES): Define.
492 (struct file entry): Add md5 field.
493 (get_filenum): Delete and replace with...
494 (get_basename): New function.
495 (get_directory_table_entry): New function.
496 (allocate_filenum): New function.
497 (allocate_filename_to_slot): New function.
498 (dwarf2_where): Use new functions.
499 (dwarf2_directive_filename): Add support for extended .file
500 pseudo-op.
501 (dwarf2_directive_loc): Allow the use of file number zero with
502 DWARF 5 or higher.
503 (out_file_list): Rename to...
504 (out_dir_and_file_list): Add DWARF 5 support.
505 (out_debug_line): Emit extra values into the section header for
506 DWARF 5.
507 (out_debug_str): Allow for file 0 to be used with DWARF 5.
508 * doc/as.texi (.file): Update the description of this pseudo-op.
509 * testsuite/gas/elf-dwarf-5-file0.s: Add more lines.
510 * testsuite/gas/elf-dwarf-5-file0.d: Update expected dump output.
511 * testsuite/gas/lns/lns-diag-1.l: Update expected error message.
512 * NEWS: Mention the new feature.
513
a6a1f5e0
AM		 5142020-03-10 Alan Modra <amodra@gmail.com>
515
516 * config/tc-csky.c (get_operand_value): Rewrite 1 << 31 expressions
517 to avoid signed overflow.
518 * config/tc-mcore.c (md_assemble): Likewise.
519 * config/tc-mips.c (gpr_read_mask, gpr_write_mask): Likewise.
520 * config/tc-nds32.c (SET_ADDEND): Likewise.
521 * config/tc-nios2.c (nios2_assemble_arg_R): Likewise.
522
3fabc179
JB		 5232020-03-09 Jan Beulich <jbeulich@suse.com>
524
525 * testsuite/gas/i386/avx.s: Add long-form VCMP[PS][SD] pseudos.
526 * testsuite/gas/i386/avx.d, testsuite/gas/i386/avx-16bit.d,
527 testsuite/gas/i386/avx-intel.d: Adjust expectations.
528
190e5fc8
AM		 5292020-03-07 Alan Modra <amodra@gmail.com>
530
531 * testsuite/gas/elf/dwarf-5-file0.s: Don't start directives in
532 first column.
533
84d9ab33
NC		 5342020-03-06 Nick Clifton <nickc@redhat.com>
535
536 PR 25614
537 * dwarf2dbg.c (dwarf2_directive_filename): Allow a file number of
538 0 if the dwarf_level is 5 or more. Complain if a filename follows
539 a file 0.
540 * testsuite/gas/elf/dwarf-5-file0.s: New test.
541 * testsuite/gas/elf/dwarf-5-file0.d: New test driver.
542 * testsuite/gas/elf/elf.exp: Run the new test.
543
544 PR 25612
545 * config/tc-ia64.h (DWARF2_VERISION): Fix typo.
546 * doc/as.texi: Fix another typo.
547
31bf1864
NC		 5482020-03-06 Nick Clifton <nickc@redhat.com>
549
550 PR 25612
551 * as.c (dwarf_level): Define.
552 (show_usage): Add --gdwarf-3, --gdwarf-4 and --gdwarf-5.
553 (parse_args): Add support for the new options.
554 as.h (dwarf_level): Prototype.
555 * dwarf2dbg.c (DWARF2_VERSION): Use dwarf_level as default version
556 value.
557 * config/tc-ia64.h (DWARF2_VERISION): Update definition.
558 (DWARF2_LINE_VERSION): Remove definition.
559 * doc/as.texi: Document the new options.
560
3c968de5
NC		 5612020-03-06 Nick Clifton <nickc@redhat.com>
562
563 PR 25572
564 * as.c (main): Allow matching input and outputs when they are
565 not regular files.
566
bc49bfd8
JB		 5672020-03-06 Jan Beulich <jbeulich@suse.com>
568
569 * config/tc-i386.c (match_mem_size): Generalize broadcast special
570 casing.
571 (check_VecOperands): Zap xmmword/ymmword/zmmword when more than
572 one of byte/word/dword/qword is set alongside a SIMD register in
573 a template's operand.
574
4873e243
JB		 5752020-03-06 Jan Beulich <jbeulich@suse.com>
576
577 * config/tc-i386.c (match_template): Extend code in logic
578 rejecting certain suffixes in certain modes to also cover mask
579 register use and VecSIB. Drop special casing of broadcast. Skip
580 immediates in the check.
581
e365e234
JB		 5822020-03-06 Jan Beulich <jbeulich@suse.com>
583
584 * config/tc-i386.c (match_template): Fold duplicate code in
585 logic rejecting certain suffixes in certain modes. Drop
586 pointless "else".
587
4ed21b58
JB		 5882020-03-06 Jan Beulich <jbeulich@suse.com>
589
590 * config/tc-i386.c (process_suffix): Exlucde !vexw insns
591 alongside !norex64 ones.
592 * testsuite/gas/i386/x86-64-avx512bw.s: Test VPEXTR* and VPINSR*
593 with both 32- and 64-bit GPR operands.
594 * testsuite/gas/i386/x86-64-avx512f.s: Test VEXTRACTPS with both
595 32- and 64-bit GPR operands.
596 * testsuite/gas/i386/x86-64-avx512bw-intel.d,
597 testsuite/gas/i386/x86-64-avx512bw.d,
598 testsuite/gas/i386/x86-64-avx512f-intel.d,
599 testsuite/gas/i386/x86-64-avx512f.d: Adjust expectations.
600
643bb870
JB		 6012020-03-06 Jan Beulich <jbeulich@suse.com>
602
603 * config/tc-i386.c (md_assemble): Drop use of rex64.
604 (process_suffix): For REX.W for 64-bit CRC32.
605
a23b33b3
JB		 6062020-03-06 Jan Beulich <jbeulich@suse.com>
607
608 * config/tc-i386.c (i386_addressing_mode): For 32-bit
609 addressing for MPX insns without base/index.
610 * testsuite/gas/i386/mpx-16bit.s,
611 * testsuite/gas/i386/mpx-16bit.d: New.
612 * testsuite/gas/i386/i386.exp: Run new test.
613
a0497384
JB		 6142020-03-06 Jan Beulich <jbeulich@suse.com>
615
616 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
617 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
618 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
619 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
620 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
621 as well as a BSWAP one.
622 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
623 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
624 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
625 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
626 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
627 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
628 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
629 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
630 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
631 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
632 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
633 testsuite/gas/i386/vmx.d: Adjust expectations.
634
b630c145
JB		 6352020-03-06 Jan Beulich <jbeulich@suse.com>
636
637 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
638 from having their operands swapped.
639 * testsuite/gas/i386/waitpkg.s,
640 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
641 3-operand cases as well as testing of 16-bit code generation.
642 * testsuite/gas/i386/waitpkg.d,
643 testsuite/gas/i386/waitpkg-intel.d,
644 testsuite/gas/i386/x86-64-waitpkg.d,
645 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
646
de48783e
NC		 6472020-03-04 Nelson Chu <nelson.chu@sifive.com>
648
dee35d02
NC		 649 * config/tc-riscv.c (percent_op_utype): Support the modifier
650 %got_pcrel_hi.
651 * doc/c-riscv.texi: Add documentation.
652 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
653 modifier %got_pcrel_hi.
654 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
655 * testsuite/gas/riscv/relax-reloc.d: Likewise.
656 * testsuite/gas/riscv/relax-reloc.s: Likewise.
657
de48783e
NC		 658 * doc/c-riscv.texi (relocation modifiers): Add documentation.
659 (RISC-V-Formats): Update the section name from "Instruction Formats"
660 to "RISC-V Instruction Formats".
661
749479c8
AO		 6622020-03-04 Alexandre Oliva <oliva@adacore.com>
663
664 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
665 detected in a section which does not have at least 4 byte
666 alignment.
667 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
668 * testsuite/gas/arm/ldr-t.s: Likewise.
669 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
670 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
671 disassembly, ignoring any NOPs that may have been inserted because
672 of section alignment.
673 * testsuite/gas/arm/ldr-t.d: Likewise.
674
a847e322
JB		 6752020-03-04 Jan Beulich <jbeulich@suse.com>
676
677 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
678 * doc/c-i386.texi: Mention sev_es.
679 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
680 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
681 expectations.
682 * testsuite/gas/i386/arch-13-znver1.d,
683 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
684
3cd7f3e3
L		 6852020-03-03 H.J. Lu <hongjiu.lu@intel.com>
686
687 * config/tc-i386.c (match_template): Replace ignoresize and
688 defaultsize with mnemonicsize.
689 (process_suffix): Likewise.
690
b8ba1385
SB		 6912020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
692
693 PR 25627
694 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
695 instruction LD IY,(HL).
696 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
697 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
698 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
699 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
700
10d97a0f
L		 7012020-03-03 H.J. Lu <hongjiu.lu@intel.com>
702
703 PR gas/25622
704 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
705 x86-64-default-suffix-avx.
706 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
707 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
708 * testsuite/gas/i386/noreg64.d: Updated.
709 * testsuite/gas/i386/noreg64.l: Likewise.
710 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
711 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
712 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
713
8326546e
SB		 7142020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
715
716 PR 25604
717 * config/tc-z80.c (contains_register): Prevent an illegal memory
718 access when checking an expression for a register name.
719
e3e896e6
AM		 7202020-03-03 Alan Modra <amodra@gmail.com>
721
722 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
723 support.
724
a4dd6c97
AM		 7252020-03-02 Alan Modra <amodra@gmail.com>
726
727 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
728 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
729 and .sbss sections.
730 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
731 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
732 (s3_s_score_lcomm): Likewise.
733 * config/tc-score7.c: Similarly.
734 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
735
dec7b24b
YS		 7362020-02-28 YunQiang Su <syq@debian.org>
737
738 PR gas/25539
739 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
740 to handle multi-labels.
741 (has_label_name): New.
742
cceb53b8
MM		 7432020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
744
745 * config/tc-arm.c (enum pred_instruction_type): Remove
746 NEUTRAL_IT_NO_VPT_INSN predication type.
747 (cxn_handle_predication): Modify to require condition suffixes.
748 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
749 * testsuite/gas/arm/cde-scalar.s: Update test.
750 * testsuite/gas/arm/cde-warnings.l: Update test.
751 * testsuite/gas/arm/cde-warnings.s: Update test.
752
da3ec71f
AM		 7532020-02-26 Alan Modra <amodra@gmail.com>
754
755 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
756 N_() on empty string.
757
42135cad
AM		 7582020-02-26 Alan Modra <amodra@gmail.com>
759
760 * read.c (read_a_source_file): Call strncpy with length one
761 less than size of original_case_string.
762
dc1e8a47
AM		 7632020-02-26 Alan Modra <amodra@gmail.com>
764
765 * config/obj-elf.c: Indent labels correctly.
766 * config/obj-macho.c: Likewise.
767 * config/tc-aarch64.c: Likewise.
768 * config/tc-alpha.c: Likewise.
769 * config/tc-arm.c: Likewise.
770 * config/tc-cr16.c: Likewise.
771 * config/tc-crx.c: Likewise.
772 * config/tc-frv.c: Likewise.
773 * config/tc-i386-intel.c: Likewise.
774 * config/tc-i386.c: Likewise.
775 * config/tc-ia64.c: Likewise.
776 * config/tc-mn10200.c: Likewise.
777 * config/tc-mn10300.c: Likewise.
778 * config/tc-nds32.c: Likewise.
779 * config/tc-riscv.c: Likewise.
780 * config/tc-s12z.c: Likewise.
781 * config/tc-xtensa.c: Likewise.
782 * config/tc-z80.c: Likewise.
783 * read.c: Likewise.
784 * symbols.c: Likewise.
785 * write.c: Likewise.
786
bd0cf5a6
NC		 7872020-02-20 Nelson Chu <nelson.chu@sifive.com>
788
54b2aec1
NC		 789 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
790 we are assembling instruction with CSR. Call riscv_csr_read_only_check
791 after parsing all arguments.
792 (enum csr_insn_type): New enum is used to classify the CSR instruction.
793 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
794 are used to check if we write a read-only CSR by the CSR instruction.
795 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
796 all CSR for the read-only CSR checking.
797 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
798 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
799 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
800 all CSR instructions for the read-only CSR checking.
801 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
802 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
803
2ca89224
NC		 804 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
805 (riscv_opts): Initialize it.
806 (reg_lookup_internal): Check the `riscv_opts.csr_check`
807 before doing the CSR checking.
808 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
809 (md_longopts): Add mcsr-check and mno-csr-check.
810 (md_parse_option): Handle new enum option values.
811 (s_riscv_option): Handle new long options.
812 * doc/c-riscv.texi: Add description for the new .option and assembler
813 options.
814 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
815 the CSR checking.
816 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
817
bd0cf5a6
NC		 818 * config/tc-riscv.c (csr_extra_hash): New.
819 (enum riscv_csr_class): New enum. Used to decide
820 whether or not this CSR is legal in the current ISA string.
821 (struct riscv_csr_extra): New structure to hold all extra information
822 of CSR.
823 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
824 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
825 Call hash_reg_name to insert CSR address into reg_names_hash.
826 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
827 Decide whether the CSR is valid according to the csr_extra_hash.
828 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
829 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
830 not a boolean. This is same as riscv_init_csr_hash, so keep the
831 consistent usage.
832 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
833 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
834 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
835 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
836 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
837 f-ext CSR are not allowed.
838 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
839 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
840 source file is `priv-reg.s`, and the ISA is rv64if, so the
841 rv32-only CSR are not allowed.
842 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
843
10a95fcc
AM		 8442020-02-21 Alan Modra <amodra@gmail.com>
845
846 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
847 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
848
dda2980f
AM		 8492020-02-21 Alan Modra <amodra@gmail.com>
850
851 PR 25569
852 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
853 on section size adjustment, instead perform another write if
854 exec header size is larger than section size.
855
bd3380bc
NC		 8562020-02-19 Nelson Chu <nelson.chu@sifive.com>
857
858 * doc/c-riscv.texi: Add the doc entries for -march-attr/
859 -mno-arch-attr command line options.
860
fa164239
JW		 8612020-02-19 Nelson Chu <nelson.chu@sifive.com>
862
863 * testsuite/gas/riscv/c-add-addi.d: New testcase.
864 * testsuite/gas/riscv/c-add-addi.s: Likewise.
865
fcaaac0a
SB		 8662020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
867
868 PR 25576
869 * config/tc-z80.c (md_parse_option): Do not use an underscore
870 prefix for local labels in SDCC compatability mode.
871 (z80_start_line_hook): Remove SDCC dollar label support.
872 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
873 * testsuite/gas/z80/sdcc.s: Likewise.
874
8752020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
876
877 PR 25517
878 * config/tc-z80.c: Add -march option.
879 * doc/as.texi: Update Z80 documentation.
880 * doc/c-z80.texi: Likewise.
881 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
882 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
883 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
884 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
885 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
886 * testsuite/gas/z80/gbz80_all.d: Likewise.
887 * testsuite/gas/z80/r800_extra.d: Likewise.
888 * testsuite/gas/z80/r800_ii8.d: Likewise.
889 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
890 * testsuite/gas/z80/sdcc.d: Likewise.
891 * testsuite/gas/z80/z180.d: Likewise.
892 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
893 * testsuite/gas/z80/z80_doc.d: Likewise.
894 * testsuite/gas/z80/z80_ii8.d: Likewise.
895 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
896 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
897 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
898 * testsuite/gas/z80/z80_sli.d: Likewise.
899 * testsuite/gas/z80/z80n_all.d: Likewise.
900 * testsuite/gas/z80/z80n_reloc.d: Likewise.
901
a7e12755
L		 9022020-02-19 H.J. Lu <hongjiu.lu@intel.com>
903
904 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
905 with GNU_PROPERTY_X86_FEATURE_2_MMX.
906 * testsuite/gas/i386/i386.exp: Run property-3 and
907 x86-64-property-3.
908 * testsuite/gas/i386/property-3.d: New file.
909 * testsuite/gas/i386/property-3.s: Likewise.
910 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
911
272a84b1
L		 9122020-02-17 H.J. Lu <hongjiu.lu@intel.com>
913
914 * config/tc-i386.c (cpu_arch): Add .popcnt.
915 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
916 Add a tab before @samp{.sse4a}.
917
c8f8eebc
JB		 9182020-02-17 Jan Beulich <jbeulich@suse.com>
919
920 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
921 for AddrPrefixOpReg templates. Combine the two pieces of
922 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
923 mode.
924
eedb0f2c
JB		 9252020-02-17 Jan Beulich <jbeulich@suse.com>
926
927 PR gas/14439
928 * config/tc-i386.c (md_assemble): Also suppress operand
929 swapping for MONITOR{,X} and MWAIT{,X}.
930 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
931 Add Intel syntax monitor/mwait tests.
932 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
933 Adjust expectations.
934 *testsuite/gas/i386/sse3-intel.d,
935 testsuite/gas/i386/x86-64-sse3-intel.d: New.
936 * testsuite/gas/i386/i386.exp: Run new tests.
937
b9915cbc
JB		 9382020-02-17 Jan Beulich <jbeulich@suse.com>
939
940 PR gas/6518
941 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
942 [XYZ]MMWord memory operand ambiguity recognition logic (largely
943 re-indentation).
944 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
945 cases.
946 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
947 * testsuite/gas/i386/avx512dq-inval.l,
948 testsuite/gas/i386/inval-avx.l,
949 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
950 * testsuite/gas/i386/avx512vl-ambig.s,
951 testsuite/gas/i386/avx512vl-ambig.l: New.
952 * testsuite/gas/i386/i386.exp: Run new test.
953
af5c13b0
L		 9542020-02-16 H.J. Lu <hongjiu.lu@intel.com>
955
956 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
957 nosse4.
958 * doc/c-i386.texi: Document sse4a and nosse4a.
959
07d98387
L		 9602020-02-14 H.J. Lu <hongjiu.lu@intel.com>
961
962 * doc/c-i386.texi: Remove the old movsx and movzx documentation
963 for AT&T syntax.
964
65fca059
JB		 9652020-02-14 Jan Beulich <jbeulich@suse.com>
966
967 PR gas/25438
968 * config/tc-i386.c (md_assemble): Move movsx/movzx special
969 casing ...
970 (process_suffix): ... here. Consider just the first operand
971 initially.
972 (check_long_reg): Drop opcode 0x63 special case again.
973 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
974 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
975 Move ambiguous operand size tests ...
976 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
977 testsuite/gas/i386/noreg64.s: ... here.
978 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
979 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
980 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
981 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
982 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
983 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
984 testsuite/gas/i386/x86-64-movsxd.d,
985 testsuite/gas/i386/x86-64-movsxd-intel.d,
986 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
987 Adjust expectations.
988 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
989 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
990 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
991 * testsuite/gas/i386/i386.exp: Run new tests.
992
b6773884
JB		 9932020-02-14 Jan Beulich <jbeulich@suse.com>
994
995 * config/tc-i386.c (process_operands): Also skip segment
996 override prefix emission if it matches an already present one.
997 * testsuite/gas/i386/prefix32.s: Add double segment override
998 cases.
999 * testsuite/gas/i386/prefix32.l: Adjust expectations.
1000
92334ad2
JB		 10012020-02-14 Jan Beulich <jbeulich@suse.com>
1002
1003 * config/tc-i386.c (process_operands): Drop ineffectual segment
1004 overrides when optimizing.
1005 * testsuite/gas/i386/lea-optimize.d: New.
1006 * testsuite/gas/i386/i386.exp: Run new test.
1007
10082020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB		 1009
1010 * config/tc-i386.c (process_operands): Also check insn prefix
1011 for ineffectual segment override warning. Don't cover possible
1012 VEX/EVEX encoded insns there.
1013 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
1014 testsuite/gas/i386/lea.e: New.
1015 * testsuite/gas/i386/i386.exp: Run new test.
1016
0e6724de
L		 10172020-02-14 H.J. Lu <hongjiu.lu@intel.com>
1018
1019 PR gas/25438
1020 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
1021 syntax.
1022
292676c1
L		 10232020-02-13 Fangrui Song <maskray@google.com>
1024 H.J. Lu <hongjiu.lu@intel.com>
1025
1026 PR gas/25551
1027 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
1028 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
1029 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
1030 * testsuite/gas/i386/relax-5.d: New file.
1031 * testsuite/gas/i386/relax-5.s: Likewise.
1032 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
1033 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
1034
7deea9aa
JB		 10352020-02-13 Jan Beulich <jbeulich@suse.com>
1036
1037 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
1038 "nosse4" entry.
1039
6c0946d0
JB		 10402020-02-12 Jan Beulich <jbeulich@suse.com>
1041
1042 * config/tc-i386.c (avx512): New (at file scope), moved from
1043 (check_VecOperands): ... here.
1044 (process_suffix): Add [XYZ]MMword operand size handling.
1045 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
1046 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
1047 tests.
1048 * testsuite/gas/i386/avx512dq-inval.l,
1049 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
1050
5990e377
JB		 10512020-02-12 Jan Beulich <jbeulich@suse.com>
1052
1053 PR gas/24546
1054 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
1055 code only.
1056 * config/tc-i386-intel.c (i386_intel_operand): Also handle
1057 CALL/JMP in O_tbyte_ptr case.
1058 * doc/c-i386.texi: Mention far call and full pointer load ISA
1059 differences.
1060 * testsuite/gas/i386/x86-64-branch-3.s,
1061 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
1062 * testsuite/gas/i386/x86-64-branch-3.d,
1063 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
1064 * testsuite/gas/i386/x86-64-branch-5.l,
1065 testsuite/gas/i386/x86-64-branch-5.s: New.
1066 * testsuite/gas/i386/i386.exp: Run new test.
1067
9706160a
JB		 10682020-02-12 Jan Beulich <jbeulich@suse.com>
1069
1070 PR gas/25438
1071 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
1072 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
1073 64-bit-only warning.
1074 (check_word_reg): Consistently error on mismatching register
1075 size and suffix.
1076 * testsuite/gas/i386/general.s: Replace dword GPR with word one
1077 for movw. Replace suffix / GPR for orb.
1078 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
1079 byte GPRs as well as ones for inb/outb with a word accumulator.
1080 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
1081 testsuite/gas/i386/inval.l: Adjust expectations.
1082
5de4d9ef
JB		 10832020-02-12 Jan Beulich <jbeulich@suse.com>
1084
1085 * config/tc-i386.c (operand_type_register_match): Also fall
1086 through initial two if()-s when the template allows for a GPR
1087 operand. Adjust comment.
1088
50128d0c
JB		 10892020-02-11 Jan Beulich <jbeulich@suse.com>
1090
1091 (struct _i386_insn): New field "short_form".
1092 (optimize_encoding): Drop setting of shortform field.
1093 (process_suffix): Set i.short_form. Replace shortform use.
1094 (process_operands): Replace shortform use.
1095
1ed818b4
MM		 10962020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
1097
1098 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
1099 loop initial declaration.
1100
5aae9ae9
MM		 11012020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
1102
1103 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
1104 instructions that can have 5 arguments.
1105 (enum operand_parse_code): Add new operands.
1106 (parse_operands): Account for new operands.
1107 (S5): New macro.
1108 (enum neon_shape_el): Introduce P suffixes for coprocessor.
1109 (neon_select_shape): Account for P suffix.
1110 (LOW1): Move macro to global position.
1111 (HI4): Move macro to global position.
1112 (vcx_assign_vec_d): New.
1113 (vcx_assign_vec_m): New.
1114 (vcx_assign_vec_n): New.
1115 (enum vcx_reg_type): New.
1116 (vcx_get_reg_type): New.
1117 (vcx_size_pos): New.
1118 (vcx_vec_pos): New.
1119 (vcx_handle_shape): New.
1120 (vcx_ensure_register_in_range): New.
1121 (vcx_handle_register_arguments): New.
1122 (vcx_handle_insn_block): New.
1123 (vcx_handle_common_checks): New.
1124 (do_vcx1): New.
1125 (do_vcx2): New.
1126 (do_vcx3): New.
1127 * testsuite/gas/arm/cde-missing-fp.d: New test.
1128 * testsuite/gas/arm/cde-missing-fp.l: New test.
1129 * testsuite/gas/arm/cde-missing-mve.d: New test.
1130 * testsuite/gas/arm/cde-missing-mve.l: New test.
1131 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
1132 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
1133 * testsuite/gas/arm/cde-mve.s: New test.
1134 * testsuite/gas/arm/cde-warnings.l:
1135 * testsuite/gas/arm/cde-warnings.s:
1136 * testsuite/gas/arm/cde.d:
1137 * testsuite/gas/arm/cde.s:
1138
4934a27c
MM		 11392020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
1140 Matthew Malcomson <matthew.malcomson@arm.com>
1141
1142 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
1143 CDE coprocessor that can be enabled.
1144 (enum pred_instruction_type): New pred type.
1145 (BAD_NO_VPT): New error message.
1146 (BAD_CDE): New error message.
1147 (BAD_CDE_COPROC): New error message.
1148 (enum operand_parse_code): Add new immediate operands.
1149 (parse_operands): Account for new immediate operands.
1150 (check_cde_operand): New.
1151 (cde_coproc_enabled): New.
1152 (cde_coproc_pos): New.
1153 (cde_handle_coproc): New.
1154 (cxn_handle_predication): New.
1155 (do_custom_instruction_1): New.
1156 (do_custom_instruction_2): New.
1157 (do_custom_instruction_3): New.
1158 (do_cx1): New.
1159 (do_cx1a): New.
1160 (do_cx1d): New.
1161 (do_cx1da): New.
1162 (do_cx2): New.
1163 (do_cx2a): New.
1164 (do_cx2d): New.
1165 (do_cx2da): New.
1166 (do_cx3): New.
1167 (do_cx3a): New.
1168 (do_cx3d): New.
1169 (do_cx3da): New.
1170 (handle_pred_state): Define new IT block behaviour.
1171 (insns): Add newn CX*{,d}{,a} instructions.
1172 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
1173 Define new cdecp extension strings.
1174 * doc/c-arm.texi: Document new cdecp extension arguments.
1175 * testsuite/gas/arm/cde-scalar.d: New test.
1176 * testsuite/gas/arm/cde-scalar.s: New test.
1177 * testsuite/gas/arm/cde-warnings.d: New test.
1178 * testsuite/gas/arm/cde-warnings.l: New test.
1179 * testsuite/gas/arm/cde-warnings.s: New test.
1180 * testsuite/gas/arm/cde.d: New test.
1181 * testsuite/gas/arm/cde.s: New test.
1182
4b5aaf5f
L		 11832020-02-10 H.J. Lu <hongjiu.lu@intel.com>
1184
1185 PR gas/25516
1186 * config/tc-i386.c (intel64): Renamed to ...
1187 (isa64): This.
1188 (match_template): Accept Intel64 only instruction by default.
1189 (i386_displacement): Updated.
1190 (md_parse_option): Updated.
1191 * c-i386.texi: Update -mamd64/-mintel64 documentation.
1192 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
1193 -mamd64 to x86-64-sysenter-amd.
1194 * testsuite/gas/i386/x86-64-sysenter.d: New file.
1195
33176d91
AM		 11962020-02-10 Alan Modra <amodra@gmail.com>
1197
1198 * config/obj-elf.c (obj_elf_change_section): Error for section
1199 type, attr or entsize changes in assembly.
1200 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
1201 * testsuite/gas/elf/section5.l: Update.
1202
82194874
AM		 12032020-02-10 Alan Modra <amodra@gmail.com>
1204
1205 * output-file.c (output_file_close): Do a normal close when
1206 flag_always_generate_output.
1207 * write.c (write_object_file): Don't stop output when
1208 flag_always_generate_output.
1209
9fc0b501
SB		 12102020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
1211
1212 PR 25469
1213 * config/tc-z80.c: Add -gbz80 command line option to generate code
1214 for the GameBoy Z80. Add support for generating DWARF.
1215 * config/tc-z80.h: Add support for DWARF debug information
1216 generation.
1217 * doc/c-z80.texi: Document new command line option.
1218 * testsuite/gas/z80/gbz80_all.d: New file.
1219 * testsuite/gas/z80/gbz80_all.s: New file.
1220 * testsuite/gas/z80/z80.exp: Run the new tests.
1221 * testsuite/gas/z80/z80n_all.d: New file.
1222 * testsuite/gas/z80/z80n_all.s: New file.
1223 * testsuite/gas/z80/z80n_reloc.d: New file.
1224
b7d07216
L		 12252020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1226
1227 PR gas/25381
1228 * config/obj-elf.c (get_section): Also check
1229 linked_to_symbol_name.
1230 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
1231 (obj_elf_parse_section_letters): Handle the 'o' flag.
1232 (build_group_lists): Renamed to ...
1233 (build_additional_section_info): This. Set elf_linked_to_section
1234 from map_head.linked_to_symbol_name.
1235 (elf_adjust_symtab): Updated.
1236 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
1237 * doc/as.texi: Document the 'o' flag.
1238 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
1239 * testsuite/gas/elf/section18.d: New file.
1240 * testsuite/gas/elf/section18.s: Likewise.
1241 * testsuite/gas/elf/section19.d: Likewise.
1242 * testsuite/gas/elf/section19.s: Likewise.
1243 * testsuite/gas/elf/section20.d: Likewise.
1244 * testsuite/gas/elf/section20.s: Likewise.
1245 * testsuite/gas/elf/section21.d: Likewise.
1246 * testsuite/gas/elf/section21.l: Likewise.
1247 * testsuite/gas/elf/section21.s: Likewise.
1248
5eb617a7
L		 12492020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1250
1251 * NEWS: Mention x86 assembler options to align branches for
1252 binutils 2.34.
1253
986ac314
L		 12542020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1255
1256 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
1257 only for ELF targets.
1258 * testsuite/gas/i386/unique.d: Don't xfail.
1259 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1260
19234a6d
AM		 12612020-02-06 Alan Modra <amodra@gmail.com>
1262
1263 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
1264 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1265
02e0be69
AM		 12662020-02-06 Alan Modra <amodra@gmail.com>
1267
1268 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
1269 xfail, and rename test.
1270 * testsuite/gas/elf/section12b.d: Likewise.
1271 * testsuite/gas/elf/section16a.d: Likewise.
1272 * testsuite/gas/elf/section16b.d: Likewise.
1273
a8c4d40b
L		 12742020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1275
1276 PR gas/25380
1277 * config/obj-elf.c (section_match): Removed.
1278 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
1279 section_id.
1280 (obj_elf_change_section): Replace info and group_name arguments
1281 with match_p. Also update the section ID and flags from match_p.
1282 (obj_elf_section): Handle "unique,N". Update call to
1283 obj_elf_change_section.
1284 * config/obj-elf.h (elf_section_match): New.
1285 (obj_elf_change_section): Updated.
1286 * config/tc-arm.c (start_unwind_section): Update call to
1287 obj_elf_change_section.
1288 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
1289 * config/tc-microblaze.c (microblaze_s_data): Likewise.
1290 (microblaze_s_sdata): Likewise.
1291 (microblaze_s_rdata): Likewise.
1292 (microblaze_s_bss): Likewise.
1293 * config/tc-mips.c (s_change_section): Likewise.
1294 * config/tc-msp430.c (msp430_profiler): Likewise.
1295 * config/tc-rx.c (parse_rx_section): Likewise.
1296 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
1297 * doc/as.texi: Document "unique,N" in .section directive.
1298 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
1299 * testsuite/gas/elf/section15.d: New file.
1300 * testsuite/gas/elf/section15.s: Likewise.
1301 * testsuite/gas/elf/section16.s: Likewise.
1302 * testsuite/gas/elf/section16a.d: Likewise.
1303 * testsuite/gas/elf/section16b.d: Likewise.
1304 * testsuite/gas/elf/section17.d: Likewise.
1305 * testsuite/gas/elf/section17.l: Likewise.
1306 * testsuite/gas/elf/section17.s: Likewise.
1307 * testsuite/gas/i386/unique.d: Likewise.
1308 * testsuite/gas/i386/unique.s: Likewise.
1309 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1310 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
1311
575d37ae
L		 13122020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1313
1314 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
1315
2384096c
G		 13162020-02-01 Anthony Green <green@moxielogic.com>
1317
1318 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
1319
95441c43
SL		 13202020-01-31 Sandra Loosemore <sandra@codesourcery.com>
1321
1322 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
1323 %tls_ldo.
1324
d465d695
AV		 13252020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
1326
1327 PR gas/25472
1328 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
1329 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
1330 +mve.
1331 * testsuite/gas/arm/mve_dsp.d: New test.
1332
d26cc8a9
NC		 13332020-01-31 Nick Clifton <nickc@redhat.com>
1334
1335 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
1336 rather than BFD_RELOC_NONE.
1337
90e9955a
SP		 13382020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
1339
1340 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
1341 to support VLDMIA instruction for MVE.
1342 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
1343 instruction for MVE.
1344 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
1345 instruction for MVE.
1346 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
1347 instruction for MVE.
1348 * testsuite/gas/arm/mve-ldst.d: New test.
1349 * testsuite/gas/arm/mve-ldst.s: Likewise.
1350
53943f32
NC		 13512020-01-31 Nick Clifton <nickc@redhat.com>
1352
1353 * po/fr.po: Updated French translation.
1354 * po/ru.po: Updated Russian translation.
1355
c3036ed0
RS		 13562020-01-31 Richard Sandiford <richard.sandiford@arm.com>
1357
1358 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
1359 .s for the movprfx.
1360 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
1361 * testsuite/gas/aarch64/sve-movprfx_28.d,
1362 * testsuite/gas/aarch64/sve-movprfx_28.l,
1363 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
1364
2ae4c703
JB		 13652020-01-30 Jan Beulich <jbeulich@suse.com>
1366
1367 * config/tc-i386.c (output_disp): Tighten base_opcode check.
1368 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
1369 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
1370 Adjust expectations.
1371
bd434cc4
JM		 13722020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
1373
1374 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
1375 * testsuite/gas/bpf/alu-be.d: Likewise.
1376 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
1377 * testsuite/gas/bpf/alu32-be.d: Likewise.
1378
aeab2b26
JB		 13792020-01-30 Jan Beulich <jbeulich@suse.com>
1380
1381 * testsuite/gas/i386/x86-64-branch-2.s,
1382 testsuite/gas/i386/x86-64-branch-4.s,
1383 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
1384 * testsuite/gas/i386/ilp32/x86-64-branch.d,
1385 testsuite/gas/i386/x86-64-branch-2.d,
1386 testsuite/gas/i386/x86-64-branch-4.l,
1387 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
1388
873494c8
JB		 13892020-01-30 Jan Beulich <jbeulich@suse.com>
1390
1391 * config/tc-i386.c (process_suffix): .
1392 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
1393 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
1394 Add LRETQ case.
1395 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
1396 suffix.
1397 testsuite/gas/i386/x86_64.s: Add RETF cases.
1398 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
1399 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
1400 testsuite/gas/i386/x86-64-opcode.d,
1401 testsuite/gas/i386/x86-64-suffix-intel.d,
1402 testsuite/gas/i386/x86-64-suffix.d,
1403 testsuite/gas/i386/x86_64-intel.d
1404 testsuite/gas/i386/x86_64.d: Adjust expectations.
1405 * testsuite/gas/i386/x86-64-suffix.e,
1406 testsuite/gas/i386/x86_64.e: New.
1407
62b3f548
JB		 14082020-01-30 Jan Beulich <jbeulich@suse.com>
1409
1410 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
1411 special case.
1412
bc31405e
L		 14132020-01-27 H.J. Lu <hongjiu.lu@intel.com>
1414
1415 PR binutils/25445
1416 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
1417 movsxd.
1418 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
1419 differences. Document movslq and movsxd.
1420 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
1421 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
1422 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
1423 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
1424 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
1425 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
1426 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
1427 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
1428 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
1429 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
1430 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
1431
e3696f67
AM		 14322020-01-27 Alan Modra <amodra@gmail.com>
1433
1434 * testsuite/gas/all/gas.exp: Replace case statements with switch
1435 statements.
1436 * testsuite/gas/elf/elf.exp: Likewise.
1437 * testsuite/gas/macros/macros.exp: Likewise.
1438 * testsuite/lib/gas-defs.exp: Likewise.
1439
7568c93b
TC		 14402020-01-27 Tamar Christina <tamar.christina@arm.com>
1441
1442 PR 25403
1443 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
1444 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
1445
403d1bd9
JW		 14462020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
1447
1448 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
1449 s exts must be known, so rename *ok* to *fail*.
1450 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
1451 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
1452 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
1453 above change.
1454 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
1455 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
1456
be4c5e58
L		 14572020-01-22 H.J. Lu <hongjiu.lu@intel.com>
1458
1459 PR gas/25438
1460 * config/tc-i386.c (check_long_reg): Always disallow double word
1461 suffix in mnemonic with word general register.
1462 * testsuite/gas/i386/general.s: Replace word general register
1463 with double word general register for movl.
1464 * testsuite/gas/i386/inval.s: Add tests for movl with word general
1465 register.
1466 * testsuite/gas/i386/general.l: Updated.
1467 * testsuite/gas/i386/inval.l: Likewise.
1468
9e7028aa
AM		 14692020-01-22 Alan Modra <amodra@gmail.com>
1470
1471 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
1472 __tls_get_addr_desc and __tls_get_addr_opt.
1473
e3ed17f3
JB		 14742020-01-21 Jan Beulich <jbeulich@suse.com>
1475
1476 * testsuite/gas/i386/inval-crc32.s,
1477 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
1478 * testsuite/gas/i386/inval-crc32.l,
1479 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
1480
1a035124
JB		 14812020-01-21 Jan Beulich <jbeulich@suse.com>
1482
1483 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
1484 generic code path. Deal with No_lSuf being set in a template.
1485 * testsuite/gas/i386/inval-crc32.l,
1486 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
1487 instead of error(s) when operand size is ambiguous.
1488 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1489 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
1490 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
1491 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
1492 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
1493 Adjust expectations.
1494
c006a730
JB		 14952020-01-21 Jan Beulich <jbeulich@suse.com>
1496
1497 * config/tc-i386.c (process_suffix): Drop SYSRET special case
1498 and an intel_syntax check. Re-write lack-of-suffix processing
1499 logic.
1500 * doc/c-i386.texi: Document operand size defaults for suffix-
1501 less AT&T syntax insns.
1502 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
1503 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
1504 testsuite/gas/i386/x86-64-avx-scalar.s,
1505 testsuite/gas/i386/x86-64-avx.s,
1506 testsuite/gas/i386/x86-64-bundle.s,
1507 testsuite/gas/i386/x86-64-intel64.s,
1508 testsuite/gas/i386/x86-64-lock-1.s,
1509 testsuite/gas/i386/x86-64-opcode.s,
1510 testsuite/gas/i386/x86-64-sse2avx.s,
1511 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
1512 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
1513 testsuite/gas/i386/x86-64-nops.s,
1514 testsuite/gas/i386/x86-64-ptwrite.s,
1515 testsuite/gas/i386/x86-64-simd.s,
1516 testsuite/gas/i386/x86-64-sse-noavx.s,
1517 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
1518 insns.
1519 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1520 testsuite/gas/i386/noreg64.s: Add further tests.
1521 * testsuite/gas/i386/ilp32/x86-64-nops.d,
1522 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
1523 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
1524 testsuite/gas/i386/sse-noavx.d,
1525 testsuite/gas/i386/x86-64-intel64.d,
1526 testsuite/gas/i386/x86-64-nops.d,
1527 testsuite/gas/i386/x86-64-opcode.d,
1528 testsuite/gas/i386/x86-64-ptwrite-intel.d,
1529 testsuite/gas/i386/x86-64-ptwrite.d,
1530 testsuite/gas/i386/x86-64-simd-intel.d,
1531 testsuite/gas/i386/x86-64-simd-suffix.d,
1532 testsuite/gas/i386/x86-64-simd.d,
1533 testsuite/gas/i386/x86-64-sse-noavx.d
1534 testsuite/gas/i386/x86-64-suffix.d,
1535 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
1536 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
1537 testsuite/gas/i386/noreg64.l: New.
1538 * testsuite/gas/i386/i386.exp: Run new tests.
1539
c906a69a
JB		 15402020-01-21 Jan Beulich <jbeulich@suse.com>
1541
1542 * testsuite/gas/i386/avx512_bf16_vl.s,
1543 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
1544 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
1545 broadcast forms of VCVTNEPS2BF16.
1546 * testsuite/gas/i386/avx512_bf16_vl.d,
1547 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
1548
26916852
NC		 15492020-01-20 Nick Clifton <nickc@redhat.com>
1550
1551 * po/uk.po: Updated Ukranian translation.
1552
14470f07
L		 15532020-01-20 H.J. Lu <hongjiu.lu@intel.com>
1554
1555 PR ld/25416
1556 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
1557 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
1558 x32 object.
1559 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
1560 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
1561 R_X86_64_GOTPC32_TLSDESC relocation.
1562
1b1bb2c6
NC		 15632020-01-18 Nick Clifton <nickc@redhat.com>
1564
1565 * configure: Regenerate.
1566 * po/gas.pot: Regenerate.
1567
ae774686
NC		 15682020-01-18 Nick Clifton <nickc@redhat.com>
1569
1570 Binutils 2.34 branch created.
1571
42e04b36
L		 15722020-01-17 H.J. Lu <hongjiu.lu@intel.com>
1573
1574 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
1575 with vex_encoding_vex.
1576 (parse_insn): Likewise.
1577 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
1578 and {vex3} documentation.
1579 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
1580 {vex}.
1581 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
1582
2da2eaf4
AV		 15832020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1584
1585 PR 25376
1586 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
1587 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
1588 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
1589 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
1590 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
1591 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
1592
45a4bb20
JB		 15932020-01-16 Jan Beulich <jbeulich@suse.com>
1594
1595 * config/tc-i386.c (match_template): Drop found_cpu_match local
1596 variable.
1597
4814632e
JB		 15982020-01-16 Jan Beulich <jbeulich@suse.com>
1599
1600 * testsuite/gas/i386/avx512dq-inval.l,
1601 testsuite/gas/i386/avx512dq-inval.s: New.
1602 * testsuite/gas/i386/i386.exp: Run new test.
1603
131cb553
JL		 16042020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
1605
1606 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
1607 relocations when the target is 430X, except when extracting part of an
1608 expression.
1609 (msp430_srcoperand): Adjust comment.
1610 Initialize the expp member of the msp430_operand_s struct as
1611 appropriate.
1612 (msp430_dstoperand): Likewise.
1613 * testsuite/gas/msp430/msp430.exp: Run new test.
1614 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1615 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1616
c24d0e8d
AM		 16172020-01-15 Alan Modra <amodra@gmail.com>
1618
1619 * configure.tgt: Add sparc-*-freebsd case.
1620
e44925ae
LC		 16212020-01-14 Lili Cui <lili.cui@intel.com>
1622
1623 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1624 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1625 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1626 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1627 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1628 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1629 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1630 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1631 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1632 * testsuite/gas/i386/align-branch-5.d: Likewise.
1633 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1634 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1635 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1636 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1637 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1638 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1639 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1640 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1641 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1642 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1643 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1644 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1645
7a6bf3be
SB		 16462020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1647
1648 PR 25377
1649 * config/tc-z80.c: Add support for half precision, single
1650 precision and double precision floating point values.
1651 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1652 * doc/as.texi: Add new z80 command line options.
1653 * doc/c-z80.texi: Document new z80 command line options.
1654 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1655 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1656 * testsuite/gas/z80/z80.exp: Run the new test.
1657 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1658 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1659 * testsuite/gas/z80/strings.d: Update expected output.
1660
82e9597c
MM		 16612020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1662
1663 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1664 dependency.
1665
5e4f7e05
CZ		 16662020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1667
1668 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1669 the CPU.
1670 * config/tc-arc.h: Add header if/defs.
1671 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1672
febda64f
AM		 16732020-01-13 Alan Modra <amodra@gmail.com>
1674
1675 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1676
5496abe1
AM		 16772020-01-13 Alan Modra <amodra@gmail.com>
1678
1679 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1680 insertion.
1681
ec4181f2
AM		 16822020-01-10 Alan Modra <amodra@gmail.com>
1683
1684 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1685 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1686
40c75bc8
SB		 16872020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1688
1689 PR 25224
1690 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1691 opcode byte values.
1692 (emit_ld_r_r): Likewise.
1693 (emit_ld_rr_m): Likewise.
1694 (emit_ld_rr_nn): Likewise.
1695
72aea328
JB		 16962020-01-09 Jan Beulich <jbeulich@suse.com>
1697
1698 * config/tc-i386.c (optimize_encoding): Add
1699 is_any_vex_encoding() invocations. Drop respective
1700 i.tm.extension_opcode == None checks.
1701
3f93af61
JB		 17022020-01-09 Jan Beulich <jbeulich@suse.com>
1703
1704 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1705 REX transformations. Correct comment indentation.
1706
7697afb6
JB		 17072020-01-09 Jan Beulich <jbeulich@suse.com>
1708
1709 * config/tc-i386.c (optimize_encoding): Generalize register
1710 transformation for TEST optimization.
1711
d835a58b
JB		 17122020-01-09 Jan Beulich <jbeulich@suse.com>
1713
1714 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1715 testsuite/gas/i386/x86-64-sysenter-amd.d,
1716 testsuite/gas/i386/x86-64-sysenter-amd.l,
1717 testsuite/gas/i386/x86-64-sysenter-intel.d,
1718 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1719 * testsuite/gas/i386/i386.exp: Run new tests.
1720
915808f6
NC		 17212020-01-08 Nick Clifton <nickc@redhat.com>
1722
1723 PR 25284
1724 * doc/as.texi (Align): Document the fact that all arguments can be
1725 omitted.
1726 (Balign): Likewise.
1727 (P2align): Likewise.
1728
f1f28025
NC		 17292020-01-08 Nick Clifton <nickc@redhat.com>
1730
1731 PR 14891
1732 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1733 already defined as a different symbol type.
1734 * testsuite/gas/elf/pr14891.s: New test source file.
1735 * testsuite/gas/elf/pr14891.d: New test driver.
1736 * testsuite/gas/elf/pr14891.s: New test expected error output.
1737 * testsuite/gas/elf/elf.exp: Run the new test.
1738
030a2e78
AM		 17392020-01-08 Alan Modra <amodra@gmail.com>
1740
1741 * config/tc-z8k.c (md_begin): Make idx unsigned.
1742 (get_specific): Likewise for this_index.
1743
2a1ebfb2
CZ		 17442020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1745
1746 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1747 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1748 (md_operand): Set X_md to absent.
1749 (arc_parse_name): Check for X_md.
1750
16d87673
SB		 17512020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1752
1753 PR 25311
1754 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1755 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1756 NO_STRING_ESCAPES.
1757 * read.c (next_char_of_string): Likewise.
1758 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1759 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1760
a2322019
NC		 17612020-01-03 Nick Clifton <nickc@redhat.com>
1762
1763 * po/sv.po: Updated Swedish translation.
1764
5437a02a
JB		 17652020-01-03 Jan Beulich <jbeulich@suse.com>
1766
1767 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1768 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1769
567dfba2
JB		 17702020-01-03 Jan Beulich <jbeulich@suse.com>
1771
1772 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1773 by-element usdot. Add 64-bit form tests for by-element sudot.
1774 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1775
8c45011a
JB		 17762020-01-03 Jan Beulich <jbeulich@suse.com>
1777
1778 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1779 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1780
f4950f76
JB		 17812020-01-03 Jan Beulich <jbeulich@suse.com>
1782
1783 * testsuite/gas/aarch64/f64mm.d,
1784 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1785
6655dba2
SB		 17862020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1787
1788 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1789 support for assembler code generated by SDCC. Add new relocation
1790 types. Add z80-elf target support.
1791 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1792 labels. Local labels starts from ".L".
1793 * NEWS: Mention the new support.
1794 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1795 * testsuite/gas/all/fwdexp.s: Likewise.
1796 * testsuite/gas/all/cond.l: Likewise.
1797 * testsuite/gas/all/cond.s: Likewise.
1798 * testsuite/gas/all/fwdexp.d: Likewise.
1799 * testsuite/gas/all/fwdexp.s: Likewise.
1800 * testsuite/gas/elf/section2.e-mips: Likewise.
1801 * testsuite/gas/elf/section2.l: Likewise.
1802 * testsuite/gas/elf/section2.s: Likewise.
1803 * testsuite/gas/macros/app1.d: Likewise.
1804 * testsuite/gas/macros/app1.s: Likewise.
1805 * testsuite/gas/macros/app2.d: Likewise.
1806 * testsuite/gas/macros/app2.s: Likewise.
1807 * testsuite/gas/macros/app3.d: Likewise.
1808 * testsuite/gas/macros/app3.s: Likewise.
1809 * testsuite/gas/macros/app4.d: Likewise.
1810 * testsuite/gas/macros/app4.s: Likewise.
1811 * testsuite/gas/macros/app4b.s: Likewise.
1812 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1813 * testsuite/gas/z80/z80.exp: Add new tests
1814 * testsuite/gas/z80/dollar.d: New file.
1815 * testsuite/gas/z80/dollar.s: New file.
1816 * testsuite/gas/z80/ez80_adl_all.d: New file.
1817 * testsuite/gas/z80/ez80_adl_all.s: New file.
1818 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1819 * testsuite/gas/z80/ez80_isuf.s: New file.
1820 * testsuite/gas/z80/ez80_z80_all.d: New file.
1821 * testsuite/gas/z80/ez80_z80_all.s: New file.
1822 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1823 * testsuite/gas/z80/r800_extra.d: New file.
1824 * testsuite/gas/z80/r800_extra.s: New file.
1825 * testsuite/gas/z80/r800_ii8.d: New file.
1826 * testsuite/gas/z80/r800_z80_doc.d: New file.
1827 * testsuite/gas/z80/z180.d: New file.
1828 * testsuite/gas/z80/z180.s: New file.
1829 * testsuite/gas/z80/z180_z80_doc.d: New file.
1830 * testsuite/gas/z80/z80_doc.d: New file.
1831 * testsuite/gas/z80/z80_doc.s: New file.
1832 * testsuite/gas/z80/z80_ii8.d: New file.
1833 * testsuite/gas/z80/z80_ii8.s: New file.
1834 * testsuite/gas/z80/z80_in_f_c.d: New file.
1835 * testsuite/gas/z80/z80_in_f_c.s: New file.
1836 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1837 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1838 * testsuite/gas/z80/z80_out_c_0.d: New file.
1839 * testsuite/gas/z80/z80_out_c_0.s: New file.
1840 * testsuite/gas/z80/z80_reloc.d: New file.
1841 * testsuite/gas/z80/z80_reloc.s: New file.
1842 * testsuite/gas/z80/z80_sli.d: New file.
1843 * testsuite/gas/z80/z80_sli.s: New file.
1844
a65b5de6
SN		 18452020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1846
1847 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1848 REGLIST_RN.
1849
b14ce8bf
AM		 18502020-01-01 Alan Modra <amodra@gmail.com>
1851
1852 Update year range in copyright notice of all files.
1853
0b114740 1854For older changes see ChangeLog-2019
3499769a 1855\f
0b114740 1856Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM		 1857
1858Copying and distribution of this file, with or without modification,
1859are permitted in any medium without royalty provided the copyright
1860notice and this notice are preserved.
1861
1862Local Variables:
1863mode: change-log
1864left-margin: 8
1865fill-column: 74
1866version-control: never
1867End:
A mirror of the official binutils-gdb repository