]> git.ipfire.org Git - people/ms/u-boot.git/blame - README
i2c: Drop use of CONFIG_I2C_HARD
[people/ms/u-boot.git] / README
CommitLineData
c609719b 1#
eca3aeb3 2# (C) Copyright 2000 - 2013
c609719b
WD
3# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4#
eca3aeb3 5# SPDX-License-Identifier: GPL-2.0+
c609719b
WD
6#
7
8Summary:
9========
10
24ee89b9 11This directory contains the source code for U-Boot, a boot loader for
e86e5a07
WD
12Embedded boards based on PowerPC, ARM, MIPS and several other
13processors, which can be installed in a boot ROM and used to
14initialize and test the hardware or to download and run application
15code.
c609719b
WD
16
17The development of U-Boot is closely related to Linux: some parts of
24ee89b9
WD
18the source code originate in the Linux source tree, we have some
19header files in common, and special provision has been made to
c609719b
WD
20support booting of Linux images.
21
22Some attention has been paid to make this software easily
23configurable and extendable. For instance, all monitor commands are
24implemented with the same call interface, so that it's very easy to
25add new commands. Also, instead of permanently adding rarely used
26code (for instance hardware test utilities) to the monitor, you can
27load and run it dynamically.
28
29
30Status:
31=======
32
33In general, all boards for which a configuration option exists in the
24ee89b9 34Makefile have been tested to some extent and can be considered
c609719b
WD
35"working". In fact, many of them are used in production systems.
36
7207b366
RD
37In case of problems see the CHANGELOG file to find out who contributed
38the specific port. In addition, there are various MAINTAINERS files
39scattered throughout the U-Boot source identifying the people or
40companies responsible for various boards and subsystems.
c609719b 41
7207b366
RD
42Note: As of August, 2010, there is no longer a CHANGELOG file in the
43actual U-Boot source tree; however, it can be created dynamically
44from the Git log using:
adb9d851
RD
45
46 make CHANGELOG
47
c609719b
WD
48
49Where to get help:
50==================
51
24ee89b9 52In case you have questions about, problems with or contributions for
7207b366 53U-Boot, you should send a message to the U-Boot mailing list at
0c32565f
PT
54<u-boot@lists.denx.de>. There is also an archive of previous traffic
55on the mailing list - please search the archive before asking FAQ's.
56Please see http://lists.denx.de/pipermail/u-boot and
57http://dir.gmane.org/gmane.comp.boot-loaders.u-boot
c609719b
WD
58
59
218ca724
WD
60Where to get source code:
61=========================
62
7207b366 63The U-Boot source code is maintained in the Git repository at
218ca724
WD
64git://www.denx.de/git/u-boot.git ; you can browse it online at
65http://www.denx.de/cgi-bin/gitweb.cgi?p=u-boot.git;a=summary
66
67The "snapshot" links on this page allow you to download tarballs of
11ccc33f 68any version you might be interested in. Official releases are also
218ca724
WD
69available for FTP download from the ftp://ftp.denx.de/pub/u-boot/
70directory.
71
d4ee711d 72Pre-built (and tested) images are available from
218ca724
WD
73ftp://ftp.denx.de/pub/u-boot/images/
74
75
c609719b
WD
76Where we come from:
77===================
78
79- start from 8xxrom sources
24ee89b9 80- create PPCBoot project (http://sourceforge.net/projects/ppcboot)
c609719b
WD
81- clean up code
82- make it easier to add custom boards
83- make it possible to add other [PowerPC] CPUs
84- extend functions, especially:
85 * Provide extended interface to Linux boot loader
86 * S-Record download
87 * network boot
11ccc33f 88 * PCMCIA / CompactFlash / ATA disk / SCSI ... boot
24ee89b9 89- create ARMBoot project (http://sourceforge.net/projects/armboot)
c609719b 90- add other CPU families (starting with ARM)
24ee89b9 91- create U-Boot project (http://sourceforge.net/projects/u-boot)
0d28f34b 92- current project page: see http://www.denx.de/wiki/U-Boot
24ee89b9
WD
93
94
95Names and Spelling:
96===================
97
98The "official" name of this project is "Das U-Boot". The spelling
99"U-Boot" shall be used in all written text (documentation, comments
100in source files etc.). Example:
101
102 This is the README file for the U-Boot project.
103
104File names etc. shall be based on the string "u-boot". Examples:
105
106 include/asm-ppc/u-boot.h
107
108 #include <asm/u-boot.h>
109
110Variable names, preprocessor constants etc. shall be either based on
111the string "u_boot" or on "U_BOOT". Example:
112
113 U_BOOT_VERSION u_boot_logo
114 IH_OS_U_BOOT u_boot_hush_start
c609719b
WD
115
116
93f19cc0
WD
117Versioning:
118===========
119
360d883a
TW
120Starting with the release in October 2008, the names of the releases
121were changed from numerical release numbers without deeper meaning
122into a time stamp based numbering. Regular releases are identified by
123names consisting of the calendar year and month of the release date.
124Additional fields (if present) indicate release candidates or bug fix
125releases in "stable" maintenance trees.
126
127Examples:
c0f40859 128 U-Boot v2009.11 - Release November 2009
360d883a 129 U-Boot v2009.11.1 - Release 1 in version November 2009 stable tree
0de21ecb 130 U-Boot v2010.09-rc1 - Release candidate 1 for September 2010 release
93f19cc0
WD
131
132
c609719b
WD
133Directory Hierarchy:
134====================
135
8d321b81 136/arch Architecture specific files
6eae68e4 137 /arc Files generic to ARC architecture
8d321b81 138 /arm Files generic to ARM architecture
8d321b81 139 /avr32 Files generic to AVR32 architecture
8d321b81 140 /m68k Files generic to m68k architecture
8d321b81 141 /microblaze Files generic to microblaze architecture
8d321b81 142 /mips Files generic to MIPS architecture
afc1ce82 143 /nds32 Files generic to NDS32 architecture
8d321b81 144 /nios2 Files generic to Altera NIOS2 architecture
33c7731b 145 /openrisc Files generic to OpenRISC architecture
a47a12be 146 /powerpc Files generic to PowerPC architecture
7207b366 147 /sandbox Files generic to HW-independent "sandbox"
8d321b81 148 /sh Files generic to SH architecture
33c7731b 149 /x86 Files generic to x86 architecture
8d321b81
PT
150/api Machine/arch independent API for external apps
151/board Board dependent files
740f7e5c 152/cmd U-Boot commands functions
8d321b81 153/common Misc architecture independent functions
7207b366 154/configs Board default configuration files
8d321b81
PT
155/disk Code for disk drive partition handling
156/doc Documentation (don't expect too much)
157/drivers Commonly used device drivers
33c7731b 158/dts Contains Makefile for building internal U-Boot fdt.
8d321b81
PT
159/examples Example code for standalone applications, etc.
160/fs Filesystem code (cramfs, ext2, jffs2, etc.)
161/include Header Files
7207b366
RD
162/lib Library routines generic to all architectures
163/Licenses Various license files
8d321b81
PT
164/net Networking code
165/post Power On Self Test
7207b366
RD
166/scripts Various build scripts and Makefiles
167/test Various unit test files
8d321b81 168/tools Tools to build S-Record or U-Boot images, etc.
c609719b 169
c609719b
WD
170Software Configuration:
171=======================
172
173Configuration is usually done using C preprocessor defines; the
174rationale behind that is to avoid dead code whenever possible.
175
176There are two classes of configuration variables:
177
178* Configuration _OPTIONS_:
179 These are selectable by the user and have names beginning with
180 "CONFIG_".
181
182* Configuration _SETTINGS_:
183 These depend on the hardware etc. and should not be meddled with if
184 you don't know what you're doing; they have names beginning with
6d0f6bcf 185 "CONFIG_SYS_".
c609719b 186
7207b366
RD
187Previously, all configuration was done by hand, which involved creating
188symbolic links and editing configuration files manually. More recently,
189U-Boot has added the Kbuild infrastructure used by the Linux kernel,
190allowing you to use the "make menuconfig" command to configure your
191build.
c609719b
WD
192
193
194Selection of Processor Architecture and Board Type:
195---------------------------------------------------
196
197For all supported boards there are ready-to-use default
ab584d67 198configurations available; just type "make <board_name>_defconfig".
c609719b
WD
199
200Example: For a TQM823L module type:
201
202 cd u-boot
ab584d67 203 make TQM823L_defconfig
c609719b 204
7207b366
RD
205Note: If you're looking for the default configuration file for a board
206you're sure used to be there but is now missing, check the file
207doc/README.scrapyard for a list of no longer supported boards.
c609719b 208
75b3c3aa
SG
209Sandbox Environment:
210--------------------
211
212U-Boot can be built natively to run on a Linux host using the 'sandbox'
213board. This allows feature development which is not board- or architecture-
214specific to be undertaken on a native platform. The sandbox is also used to
215run some of U-Boot's tests.
216
6b1978f8 217See board/sandbox/README.sandbox for more details.
75b3c3aa
SG
218
219
db910353
SG
220Board Initialisation Flow:
221--------------------------
222
223This is the intended start-up flow for boards. This should apply for both
7207b366
RD
224SPL and U-Boot proper (i.e. they both follow the same rules).
225
226Note: "SPL" stands for "Secondary Program Loader," which is explained in
227more detail later in this file.
228
229At present, SPL mostly uses a separate code path, but the function names
230and roles of each function are the same. Some boards or architectures
231may not conform to this. At least most ARM boards which use
232CONFIG_SPL_FRAMEWORK conform to this.
233
234Execution typically starts with an architecture-specific (and possibly
235CPU-specific) start.S file, such as:
236
237 - arch/arm/cpu/armv7/start.S
238 - arch/powerpc/cpu/mpc83xx/start.S
239 - arch/mips/cpu/start.S
db910353 240
7207b366
RD
241and so on. From there, three functions are called; the purpose and
242limitations of each of these functions are described below.
db910353
SG
243
244lowlevel_init():
245 - purpose: essential init to permit execution to reach board_init_f()
246 - no global_data or BSS
247 - there is no stack (ARMv7 may have one but it will soon be removed)
248 - must not set up SDRAM or use console
249 - must only do the bare minimum to allow execution to continue to
250 board_init_f()
251 - this is almost never needed
252 - return normally from this function
253
254board_init_f():
255 - purpose: set up the machine ready for running board_init_r():
256 i.e. SDRAM and serial UART
257 - global_data is available
258 - stack is in SRAM
259 - BSS is not available, so you cannot use global/static variables,
260 only stack variables and global_data
261
262 Non-SPL-specific notes:
263 - dram_init() is called to set up DRAM. If already done in SPL this
264 can do nothing
265
266 SPL-specific notes:
267 - you can override the entire board_init_f() function with your own
268 version as needed.
269 - preloader_console_init() can be called here in extremis
270 - should set up SDRAM, and anything needed to make the UART work
271 - these is no need to clear BSS, it will be done by crt0.S
272 - must return normally from this function (don't call board_init_r()
273 directly)
274
275Here the BSS is cleared. For SPL, if CONFIG_SPL_STACK_R is defined, then at
276this point the stack and global_data are relocated to below
277CONFIG_SPL_STACK_R_ADDR. For non-SPL, U-Boot is relocated to run at the top of
278memory.
279
280board_init_r():
281 - purpose: main execution, common code
282 - global_data is available
283 - SDRAM is available
284 - BSS is available, all static/global variables can be used
285 - execution eventually continues to main_loop()
286
287 Non-SPL-specific notes:
288 - U-Boot is relocated to the top of memory and is now running from
289 there.
290
291 SPL-specific notes:
292 - stack is optionally in SDRAM, if CONFIG_SPL_STACK_R is defined and
293 CONFIG_SPL_STACK_R_ADDR points into SDRAM
294 - preloader_console_init() can be called here - typically this is
295 done by defining CONFIG_SPL_BOARD_INIT and then supplying a
296 spl_board_init() function containing this call
297 - loads U-Boot or (in falcon mode) Linux
298
299
300
c609719b
WD
301Configuration Options:
302----------------------
303
304Configuration depends on the combination of board and CPU type; all
305such information is kept in a configuration file
306"include/configs/<board_name>.h".
307
308Example: For a TQM823L module, all configuration settings are in
309"include/configs/TQM823L.h".
310
311
7f6c2cbc
WD
312Many of the options are named exactly as the corresponding Linux
313kernel configuration options. The intention is to make it easier to
314build a config tool - later.
315
316
c609719b
WD
317The following options need to be configured:
318
2628114e
KP
319- CPU Type: Define exactly one, e.g. CONFIG_MPC85XX.
320
321- Board Type: Define exactly one, e.g. CONFIG_MPC8540ADS.
6ccec449
WD
322
323- CPU Daughterboard Type: (if CONFIG_ATSTK1000 is defined)
09ea0de0 324 Define exactly one, e.g. CONFIG_ATSTK1002
c609719b 325
cf946c6d
LW
326- Marvell Family Member
327 CONFIG_SYS_MVFS - define it if you want to enable
328 multiple fs option at one time
329 for marvell soc family
330
11ccc33f 331- 8xx CPU Options: (if using an MPC8xx CPU)
66ca92a5
WD
332 CONFIG_8xx_GCLK_FREQ - deprecated: CPU clock if
333 get_gclk_freq() cannot work
5da627a4
WD
334 e.g. if there is no 32KHz
335 reference PIT/RTC clock
66ca92a5
WD
336 CONFIG_8xx_OSCLK - PLL input clock (either EXTCLK
337 or XTAL/EXTAL)
c609719b 338
66ca92a5 339- 859/866/885 CPU options: (if using a MPC859 or MPC866 or MPC885 CPU):
6d0f6bcf
JCPV
340 CONFIG_SYS_8xx_CPUCLK_MIN
341 CONFIG_SYS_8xx_CPUCLK_MAX
66ca92a5 342 CONFIG_8xx_CPUCLK_DEFAULT
75d1ea7f
WD
343 See doc/README.MPC866
344
6d0f6bcf 345 CONFIG_SYS_MEASURE_CPUCLK
75d1ea7f 346
ba56f625
WD
347 Define this to measure the actual CPU clock instead
348 of relying on the correctness of the configured
349 values. Mostly useful for board bringup to make sure
350 the PLL is locked at the intended frequency. Note
351 that this requires a (stable) reference clock (32 kHz
6d0f6bcf 352 RTC clock or CONFIG_SYS_8XX_XIN)
75d1ea7f 353
506f3918
HS
354 CONFIG_SYS_DELAYED_ICACHE
355
356 Define this option if you want to enable the
357 ICache only when Code runs from RAM.
358
66412c63 359- 85xx CPU Options:
ffd06e02
YS
360 CONFIG_SYS_PPC64
361
362 Specifies that the core is a 64-bit PowerPC implementation (implements
363 the "64" category of the Power ISA). This is necessary for ePAPR
364 compliance, among other possible reasons.
365
66412c63
KG
366 CONFIG_SYS_FSL_TBCLK_DIV
367
368 Defines the core time base clock divider ratio compared to the
369 system clock. On most PQ3 devices this is 8, on newer QorIQ
370 devices it can be 16 or 32. The ratio varies from SoC to Soc.
371
8f29084a
KG
372 CONFIG_SYS_FSL_PCIE_COMPAT
373
374 Defines the string to utilize when trying to match PCIe device
375 tree nodes for the given platform.
376
33eee330
SW
377 CONFIG_SYS_FSL_ERRATUM_A004510
378
379 Enables a workaround for erratum A004510. If set,
380 then CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV and
381 CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY must be set.
382
383 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV
384 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 (optional)
385
386 Defines one or two SoC revisions (low 8 bits of SVR)
387 for which the A004510 workaround should be applied.
388
389 The rest of SVR is either not relevant to the decision
390 of whether the erratum is present (e.g. p2040 versus
391 p2041) or is implied by the build target, which controls
392 whether CONFIG_SYS_FSL_ERRATUM_A004510 is set.
393
394 See Freescale App Note 4493 for more information about
395 this erratum.
396
74fa22ed
PK
397 CONFIG_A003399_NOR_WORKAROUND
398 Enables a workaround for IFC erratum A003399. It is only
b445bbb4 399 required during NOR boot.
74fa22ed 400
9f074e67
PK
401 CONFIG_A008044_WORKAROUND
402 Enables a workaround for T1040/T1042 erratum A008044. It is only
b445bbb4 403 required during NAND boot and valid for Rev 1.0 SoC revision
9f074e67 404
33eee330
SW
405 CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY
406
407 This is the value to write into CCSR offset 0x18600
408 according to the A004510 workaround.
409
64501c66
PJ
410 CONFIG_SYS_FSL_DSP_DDR_ADDR
411 This value denotes start offset of DDR memory which is
412 connected exclusively to the DSP cores.
413
765b0bdb
PJ
414 CONFIG_SYS_FSL_DSP_M2_RAM_ADDR
415 This value denotes start offset of M2 memory
416 which is directly connected to the DSP core.
417
64501c66
PJ
418 CONFIG_SYS_FSL_DSP_M3_RAM_ADDR
419 This value denotes start offset of M3 memory which is directly
420 connected to the DSP core.
421
765b0bdb
PJ
422 CONFIG_SYS_FSL_DSP_CCSRBAR_DEFAULT
423 This value denotes start offset of DSP CCSR space.
424
b135991a
PJ
425 CONFIG_SYS_FSL_SINGLE_SOURCE_CLK
426 Single Source Clock is clocking mode present in some of FSL SoC's.
427 In this mode, a single differential clock is used to supply
428 clocks to the sysclock, ddrclock and usbclock.
429
fb4a2409
AB
430 CONFIG_SYS_CPC_REINIT_F
431 This CONFIG is defined when the CPC is configured as SRAM at the
a187559e 432 time of U-Boot entry and is required to be re-initialized.
fb4a2409 433
aade2004 434 CONFIG_DEEP_SLEEP
b445bbb4 435 Indicates this SoC supports deep sleep feature. If deep sleep is
aade2004
TY
436 supported, core will start to execute uboot when wakes up.
437
6cb461b4 438- Generic CPU options:
2a1680e3
YS
439 CONFIG_SYS_GENERIC_GLOBAL_DATA
440 Defines global data is initialized in generic board board_init_f().
441 If this macro is defined, global data is created and cleared in
442 generic board board_init_f(). Without this macro, architecture/board
443 should initialize global data before calling board_init_f().
444
6cb461b4
DS
445 CONFIG_SYS_BIG_ENDIAN, CONFIG_SYS_LITTLE_ENDIAN
446
447 Defines the endianess of the CPU. Implementation of those
448 values is arch specific.
449
5614e71b
YS
450 CONFIG_SYS_FSL_DDR
451 Freescale DDR driver in use. This type of DDR controller is
452 found in mpc83xx, mpc85xx, mpc86xx as well as some ARM core
453 SoCs.
454
455 CONFIG_SYS_FSL_DDR_ADDR
456 Freescale DDR memory-mapped register base.
457
458 CONFIG_SYS_FSL_DDR_EMU
459 Specify emulator support for DDR. Some DDR features such as
460 deskew training are not available.
461
462 CONFIG_SYS_FSL_DDRC_GEN1
463 Freescale DDR1 controller.
464
465 CONFIG_SYS_FSL_DDRC_GEN2
466 Freescale DDR2 controller.
467
468 CONFIG_SYS_FSL_DDRC_GEN3
469 Freescale DDR3 controller.
470
34e026f9
YS
471 CONFIG_SYS_FSL_DDRC_GEN4
472 Freescale DDR4 controller.
473
9ac4ffbd
YS
474 CONFIG_SYS_FSL_DDRC_ARM_GEN3
475 Freescale DDR3 controller for ARM-based SoCs.
476
5614e71b
YS
477 CONFIG_SYS_FSL_DDR1
478 Board config to use DDR1. It can be enabled for SoCs with
479 Freescale DDR1 or DDR2 controllers, depending on the board
480 implemetation.
481
482 CONFIG_SYS_FSL_DDR2
62a3b7dd 483 Board config to use DDR2. It can be enabled for SoCs with
5614e71b
YS
484 Freescale DDR2 or DDR3 controllers, depending on the board
485 implementation.
486
487 CONFIG_SYS_FSL_DDR3
488 Board config to use DDR3. It can be enabled for SoCs with
34e026f9
YS
489 Freescale DDR3 or DDR3L controllers.
490
491 CONFIG_SYS_FSL_DDR3L
492 Board config to use DDR3L. It can be enabled for SoCs with
493 DDR3L controllers.
494
495 CONFIG_SYS_FSL_DDR4
496 Board config to use DDR4. It can be enabled for SoCs with
497 DDR4 controllers.
5614e71b 498
1b4175d6
PK
499 CONFIG_SYS_FSL_IFC_BE
500 Defines the IFC controller register space as Big Endian
501
502 CONFIG_SYS_FSL_IFC_LE
503 Defines the IFC controller register space as Little Endian
504
1c40707e
PK
505 CONFIG_SYS_FSL_IFC_CLK_DIV
506 Defines divider of platform clock(clock input to IFC controller).
507
add63f94
PK
508 CONFIG_SYS_FSL_LBC_CLK_DIV
509 Defines divider of platform clock(clock input to eLBC controller).
510
690e4258
PK
511 CONFIG_SYS_FSL_PBL_PBI
512 It enables addition of RCW (Power on reset configuration) in built image.
513 Please refer doc/README.pblimage for more details
514
515 CONFIG_SYS_FSL_PBL_RCW
516 It adds PBI(pre-boot instructions) commands in u-boot build image.
517 PBI commands can be used to configure SoC before it starts the execution.
518 Please refer doc/README.pblimage for more details
519
89ad7be8
PK
520 CONFIG_SPL_FSL_PBL
521 It adds a target to create boot binary having SPL binary in PBI format
522 concatenated with u-boot binary.
523
4e5b1bd0
YS
524 CONFIG_SYS_FSL_DDR_BE
525 Defines the DDR controller register space as Big Endian
526
527 CONFIG_SYS_FSL_DDR_LE
528 Defines the DDR controller register space as Little Endian
529
6b9e309a
YS
530 CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY
531 Physical address from the view of DDR controllers. It is the
532 same as CONFIG_SYS_DDR_SDRAM_BASE for all Power SoCs. But
533 it could be different for ARM SoCs.
534
6b1e1254
YS
535 CONFIG_SYS_FSL_DDR_INTLV_256B
536 DDR controller interleaving on 256-byte. This is a special
537 interleaving mode, handled by Dickens for Freescale layerscape
538 SoCs with ARM core.
539
1d71efbb
YS
540 CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS
541 Number of controllers used as main memory.
542
543 CONFIG_SYS_FSL_OTHER_DDR_NUM_CTRLS
544 Number of controllers used for other than main memory.
545
44937214
PK
546 CONFIG_SYS_FSL_HAS_DP_DDR
547 Defines the SoC has DP-DDR used for DPAA.
548
028dbb8d
RG
549 CONFIG_SYS_FSL_SEC_BE
550 Defines the SEC controller register space as Big Endian
551
552 CONFIG_SYS_FSL_SEC_LE
553 Defines the SEC controller register space as Little Endian
554
92bbd64e
DS
555- MIPS CPU options:
556 CONFIG_SYS_INIT_SP_OFFSET
557
558 Offset relative to CONFIG_SYS_SDRAM_BASE for initial stack
559 pointer. This is needed for the temporary stack before
560 relocation.
561
562 CONFIG_SYS_MIPS_CACHE_MODE
563
564 Cache operation mode for the MIPS CPU.
565 See also arch/mips/include/asm/mipsregs.h.
566 Possible values are:
567 CONF_CM_CACHABLE_NO_WA
568 CONF_CM_CACHABLE_WA
569 CONF_CM_UNCACHED
570 CONF_CM_CACHABLE_NONCOHERENT
571 CONF_CM_CACHABLE_CE
572 CONF_CM_CACHABLE_COW
573 CONF_CM_CACHABLE_CUW
574 CONF_CM_CACHABLE_ACCELERATED
575
576 CONFIG_SYS_XWAY_EBU_BOOTCFG
577
578 Special option for Lantiq XWAY SoCs for booting from NOR flash.
579 See also arch/mips/cpu/mips32/start.S.
580
581 CONFIG_XWAY_SWAP_BYTES
582
583 Enable compilation of tools/xway-swap-bytes needed for Lantiq
584 XWAY SoCs for booting from NOR flash. The U-Boot image needs to
585 be swapped if a flash programmer is used.
586
b67d8816
CR
587- ARM options:
588 CONFIG_SYS_EXCEPTION_VECTORS_HIGH
589
590 Select high exception vectors of the ARM core, e.g., do not
591 clear the V bit of the c1 register of CP15.
592
207774b2
YS
593 COUNTER_FREQUENCY
594 Generic timer clock source frequency.
595
596 COUNTER_FREQUENCY_REAL
597 Generic timer clock source frequency if the real clock is
598 different from COUNTER_FREQUENCY, and can only be determined
599 at run time.
600
73c38934
SW
601- Tegra SoC options:
602 CONFIG_TEGRA_SUPPORT_NON_SECURE
603
604 Support executing U-Boot in non-secure (NS) mode. Certain
605 impossible actions will be skipped if the CPU is in NS mode,
606 such as ARM architectural timer initialization.
607
5da627a4 608- Linux Kernel Interface:
c609719b
WD
609 CONFIG_CLOCKS_IN_MHZ
610
611 U-Boot stores all clock information in Hz
612 internally. For binary compatibility with older Linux
613 kernels (which expect the clocks passed in the
614 bd_info data to be in MHz) the environment variable
615 "clocks_in_mhz" can be defined so that U-Boot
616 converts clock data to MHZ before passing it to the
617 Linux kernel.
c609719b 618 When CONFIG_CLOCKS_IN_MHZ is defined, a definition of
218ca724 619 "clocks_in_mhz=1" is automatically included in the
c609719b
WD
620 default environment.
621
5da627a4
WD
622 CONFIG_MEMSIZE_IN_BYTES [relevant for MIPS only]
623
b445bbb4 624 When transferring memsize parameter to Linux, some versions
5da627a4
WD
625 expect it to be in bytes, others in MB.
626 Define CONFIG_MEMSIZE_IN_BYTES to make it in bytes.
627
fec6d9ee 628 CONFIG_OF_LIBFDT
f57f70aa
WD
629
630 New kernel versions are expecting firmware settings to be
213bf8c8
GVB
631 passed using flattened device trees (based on open firmware
632 concepts).
633
634 CONFIG_OF_LIBFDT
635 * New libfdt-based support
636 * Adds the "fdt" command
3bb342fc 637 * The bootm command automatically updates the fdt
213bf8c8 638
b55ae402
MZ
639 OF_CPU - The proper name of the cpus node (only required for
640 MPC512X and MPC5xxx based boards).
641 OF_SOC - The proper name of the soc node (only required for
642 MPC512X and MPC5xxx based boards).
f57f70aa 643 OF_TBCLK - The timebase frequency.
c2871f03 644 OF_STDOUT_PATH - The path to the console device
f57f70aa 645
11ccc33f
MZ
646 boards with QUICC Engines require OF_QE to set UCC MAC
647 addresses
3bb342fc 648
4e253137
KG
649 CONFIG_OF_BOARD_SETUP
650
651 Board code has addition modification that it wants to make
652 to the flat device tree before handing it off to the kernel
f57f70aa 653
c654b517
SG
654 CONFIG_OF_SYSTEM_SETUP
655
656 Other code has addition modification that it wants to make
657 to the flat device tree before handing it off to the kernel.
658 This causes ft_system_setup() to be called before booting
659 the kernel.
660
3887c3fb
HS
661 CONFIG_OF_IDE_FIXUP
662
663 U-Boot can detect if an IDE device is present or not.
664 If not, and this new config option is activated, U-Boot
665 removes the ATA node from the DTS before booting Linux,
666 so the Linux IDE driver does not probe the device and
667 crash. This is needed for buggy hardware (uc101) where
668 no pull down resistor is connected to the signal IDE5V_DD7.
669
7eb29398
IG
670 CONFIG_MACH_TYPE [relevant for ARM only][mandatory]
671
672 This setting is mandatory for all boards that have only one
673 machine type and must be used to specify the machine type
674 number as it appears in the ARM machine registry
675 (see http://www.arm.linux.org.uk/developer/machines/).
676 Only boards that have multiple machine types supported
677 in a single configuration file and the machine type is
678 runtime discoverable, do not have to use this setting.
679
0b2f4eca
NG
680- vxWorks boot parameters:
681
682 bootvx constructs a valid bootline using the following
9e98b7e3
BM
683 environments variables: bootdev, bootfile, ipaddr, netmask,
684 serverip, gatewayip, hostname, othbootargs.
0b2f4eca
NG
685 It loads the vxWorks image pointed bootfile.
686
0b2f4eca
NG
687 Note: If a "bootargs" environment is defined, it will overwride
688 the defaults discussed just above.
689
2c451f78
A
690- Cache Configuration:
691 CONFIG_SYS_ICACHE_OFF - Do not enable instruction cache in U-Boot
692 CONFIG_SYS_DCACHE_OFF - Do not enable data cache in U-Boot
693 CONFIG_SYS_L2CACHE_OFF- Do not enable L2 cache in U-Boot
694
93bc2193
A
695- Cache Configuration for ARM:
696 CONFIG_SYS_L2_PL310 - Enable support for ARM PL310 L2 cache
697 controller
698 CONFIG_SYS_PL310_BASE - Physical base address of PL310
699 controller register space
700
6705d81e 701- Serial Ports:
48d0192f 702 CONFIG_PL010_SERIAL
6705d81e
WD
703
704 Define this if you want support for Amba PrimeCell PL010 UARTs.
705
48d0192f 706 CONFIG_PL011_SERIAL
6705d81e
WD
707
708 Define this if you want support for Amba PrimeCell PL011 UARTs.
709
710 CONFIG_PL011_CLOCK
711
712 If you have Amba PrimeCell PL011 UARTs, set this variable to
713 the clock speed of the UARTs.
714
715 CONFIG_PL01x_PORTS
716
717 If you have Amba PrimeCell PL010 or PL011 UARTs on your board,
718 define this to a list of base addresses for each (supported)
719 port. See e.g. include/configs/versatile.h
720
d57dee57
KM
721 CONFIG_SERIAL_HW_FLOW_CONTROL
722
723 Define this variable to enable hw flow control in serial driver.
724 Current user of this option is drivers/serial/nsl16550.c driver
6705d81e 725
c609719b 726- Console Interface:
43d9616c
WD
727 Depending on board, define exactly one serial port
728 (like CONFIG_8xx_CONS_SMC1, CONFIG_8xx_CONS_SMC2,
729 CONFIG_8xx_CONS_SCC1, ...), or switch off the serial
730 console by defining CONFIG_8xx_CONS_NONE
c609719b
WD
731
732 Note: if CONFIG_8xx_CONS_NONE is defined, the serial
733 port routines must be defined elsewhere
734 (i.e. serial_init(), serial_getc(), ...)
735
c609719b
WD
736- Console Baudrate:
737 CONFIG_BAUDRATE - in bps
738 Select one of the baudrates listed in
6d0f6bcf
JCPV
739 CONFIG_SYS_BAUDRATE_TABLE, see below.
740 CONFIG_SYS_BRGCLK_PRESCALE, baudrate prescale
c609719b 741
c92fac91
HS
742- Console Rx buffer length
743 With CONFIG_SYS_SMC_RXBUFLEN it is possible to define
744 the maximum receive buffer length for the SMC.
2b3f12c2 745 This option is actual only for 82xx and 8xx possible.
c92fac91
HS
746 If using CONFIG_SYS_SMC_RXBUFLEN also CONFIG_SYS_MAXIDLE
747 must be defined, to setup the maximum idle timeout for
748 the SMC.
749
c609719b
WD
750- Autoboot Command:
751 CONFIG_BOOTCOMMAND
752 Only needed when CONFIG_BOOTDELAY is enabled;
753 define a command string that is automatically executed
754 when no character is read on the console interface
755 within "Boot Delay" after reset.
756
757 CONFIG_BOOTARGS
43d9616c
WD
758 This can be used to pass arguments to the bootm
759 command. The value of CONFIG_BOOTARGS goes into the
760 environment value "bootargs".
c609719b
WD
761
762 CONFIG_RAMBOOT and CONFIG_NFSBOOT
43d9616c
WD
763 The value of these goes into the environment as
764 "ramboot" and "nfsboot" respectively, and can be used
765 as a convenience, when switching between booting from
11ccc33f 766 RAM and NFS.
c609719b 767
eda0ba38
HS
768- Bootcount:
769 CONFIG_BOOTCOUNT_LIMIT
770 Implements a mechanism for detecting a repeating reboot
771 cycle, see:
772 http://www.denx.de/wiki/view/DULG/UBootBootCountLimit
773
774 CONFIG_BOOTCOUNT_ENV
775 If no softreset save registers are found on the hardware
776 "bootcount" is stored in the environment. To prevent a
777 saveenv on all reboots, the environment variable
778 "upgrade_available" is used. If "upgrade_available" is
779 0, "bootcount" is always 0, if "upgrade_available" is
780 1 "bootcount" is incremented in the environment.
781 So the Userspace Applikation must set the "upgrade_available"
782 and "bootcount" variable to 0, if a boot was successfully.
783
c609719b
WD
784- Pre-Boot Commands:
785 CONFIG_PREBOOT
786
787 When this option is #defined, the existence of the
788 environment variable "preboot" will be checked
789 immediately before starting the CONFIG_BOOTDELAY
790 countdown and/or running the auto-boot command resp.
791 entering interactive mode.
792
793 This feature is especially useful when "preboot" is
794 automatically generated or modified. For an example
795 see the LWMON board specific code: here "preboot" is
796 modified when the user holds down a certain
797 combination of keys on the (special) keyboard when
798 booting the systems
799
800- Serial Download Echo Mode:
801 CONFIG_LOADS_ECHO
802 If defined to 1, all characters received during a
803 serial download (using the "loads" command) are
804 echoed back. This might be needed by some terminal
805 emulations (like "cu"), but may as well just take
806 time on others. This setting #define's the initial
807 value of the "loads_echo" environment variable.
808
602ad3b3 809- Kgdb Serial Baudrate: (if CONFIG_CMD_KGDB is defined)
c609719b
WD
810 CONFIG_KGDB_BAUDRATE
811 Select one of the baudrates listed in
6d0f6bcf 812 CONFIG_SYS_BAUDRATE_TABLE, see below.
c609719b
WD
813
814- Monitor Functions:
602ad3b3
JL
815 Monitor commands can be included or excluded
816 from the build by using the #include files
c6c621bd 817 <config_cmd_all.h> and #undef'ing unwanted
ef0f2f57 818 commands, or adding #define's for wanted commands.
602ad3b3
JL
819
820 The default command configuration includes all commands
821 except those marked below with a "*".
822
b401b73d 823 CONFIG_CMD_AES AES 128 CBC encrypt/decrypt
602ad3b3 824 CONFIG_CMD_ASKENV * ask for env variable
602ad3b3 825 CONFIG_CMD_BDI bdinfo
602ad3b3 826 CONFIG_CMD_BOOTD bootd
d2b2ffe3 827 CONFIG_CMD_BOOTI * ARM64 Linux kernel Image support
602ad3b3
JL
828 CONFIG_CMD_CACHE * icache, dcache
829 CONFIG_CMD_CONSOLE coninfo
710b9938 830 CONFIG_CMD_CRC32 * crc32
602ad3b3
JL
831 CONFIG_CMD_DHCP * DHCP support
832 CONFIG_CMD_DIAG * Diagnostics
a7c93104
PT
833 CONFIG_CMD_DS4510 * ds4510 I2C gpio commands
834 CONFIG_CMD_DS4510_INFO * ds4510 I2C info command
835 CONFIG_CMD_DS4510_MEM * ds4510 I2C eeprom/sram commansd
836 CONFIG_CMD_DS4510_RST * ds4510 I2C rst command
602ad3b3
JL
837 CONFIG_CMD_DTT * Digital Therm and Thermostat
838 CONFIG_CMD_ECHO echo arguments
246c6922 839 CONFIG_CMD_EDITENV edit env variable
602ad3b3 840 CONFIG_CMD_EEPROM * EEPROM read/write support
aa9e6044 841 CONFIG_CMD_EEPROM_LAYOUT* EEPROM layout aware commands
602ad3b3 842 CONFIG_CMD_ELF * bootelf, bootvx
5e2b3e0c 843 CONFIG_CMD_ENV_CALLBACK * display details about env callbacks
fffad71b 844 CONFIG_CMD_ENV_FLAGS * display details about env flags
88733e2c 845 CONFIG_CMD_ENV_EXISTS * check existence of env variable
0c79cda0 846 CONFIG_CMD_EXPORTENV * export the environment
03e2ecf6
SW
847 CONFIG_CMD_EXT2 * ext2 command support
848 CONFIG_CMD_EXT4 * ext4 command support
16f4d933
SW
849 CONFIG_CMD_FS_GENERIC * filesystem commands (e.g. load, ls)
850 that work for multiple fs types
59e890ef 851 CONFIG_CMD_FS_UUID * Look up a filesystem UUID
bdab39d3 852 CONFIG_CMD_SAVEENV saveenv
602ad3b3 853 CONFIG_CMD_FDC * Floppy Disk Support
03e2ecf6 854 CONFIG_CMD_FAT * FAT command support
602ad3b3
JL
855 CONFIG_CMD_FLASH flinfo, erase, protect
856 CONFIG_CMD_FPGA FPGA device initialization support
4d98b5c8 857 CONFIG_CMD_FUSE * Device fuse support
53fdc7ef 858 CONFIG_CMD_GETTIME * Get time since boot
a641b979 859 CONFIG_CMD_GO * the 'go' command (exec code)
a000b795 860 CONFIG_CMD_GREPENV * search environment
bf36c5d5 861 CONFIG_CMD_HASH * calculate hash / digest
602ad3b3
JL
862 CONFIG_CMD_I2C * I2C serial bus support
863 CONFIG_CMD_IDE * IDE harddisk support
864 CONFIG_CMD_IMI iminfo
8fdf1e0f 865 CONFIG_CMD_IMLS List all images found in NOR flash
4d98b5c8 866 CONFIG_CMD_IMLS_NAND * List all images found in NAND flash
602ad3b3 867 CONFIG_CMD_IMMAP * IMMR dump support
aa53233a 868 CONFIG_CMD_IOTRACE * I/O tracing for debugging
0c79cda0 869 CONFIG_CMD_IMPORTENV * import an environment
c167cc02 870 CONFIG_CMD_INI * import data from an ini file into the env
602ad3b3
JL
871 CONFIG_CMD_IRQ * irqinfo
872 CONFIG_CMD_ITEST Integer/string test of 2 values
873 CONFIG_CMD_JFFS2 * JFFS2 Support
874 CONFIG_CMD_KGDB * kgdb
4d98b5c8 875 CONFIG_CMD_LDRINFO * ldrinfo (display Blackfin loader)
d22c338e
JH
876 CONFIG_CMD_LINK_LOCAL * link-local IP address auto-configuration
877 (169.254.*.*)
602ad3b3
JL
878 CONFIG_CMD_LOADB loadb
879 CONFIG_CMD_LOADS loads
4d98b5c8 880 CONFIG_CMD_MD5SUM * print md5 message digest
02c9aa1d 881 (requires CONFIG_CMD_MEMORY and CONFIG_MD5)
15a33e49 882 CONFIG_CMD_MEMINFO * Display detailed memory information
602ad3b3 883 CONFIG_CMD_MEMORY md, mm, nm, mw, cp, cmp, crc, base,
a2681707 884 loop, loopw
4d98b5c8 885 CONFIG_CMD_MEMTEST * mtest
602ad3b3
JL
886 CONFIG_CMD_MISC Misc functions like sleep etc
887 CONFIG_CMD_MMC * MMC memory mapped support
888 CONFIG_CMD_MII * MII utility commands
68d7d651 889 CONFIG_CMD_MTDPARTS * MTD partition support
602ad3b3
JL
890 CONFIG_CMD_NAND * NAND support
891 CONFIG_CMD_NET bootp, tftpboot, rarpboot
4d98b5c8 892 CONFIG_CMD_NFS NFS support
e92739d3 893 CONFIG_CMD_PCA953X * PCA953x I2C gpio commands
c0f40859 894 CONFIG_CMD_PCA953X_INFO * PCA953x I2C gpio info command
602ad3b3
JL
895 CONFIG_CMD_PCI * pciinfo
896 CONFIG_CMD_PCMCIA * PCMCIA support
897 CONFIG_CMD_PING * send ICMP ECHO_REQUEST to network
898 host
899 CONFIG_CMD_PORTIO * Port I/O
ff048ea9 900 CONFIG_CMD_READ * Read raw data from partition
602ad3b3
JL
901 CONFIG_CMD_REGINFO * Register dump
902 CONFIG_CMD_RUN run command in env variable
d304931f 903 CONFIG_CMD_SANDBOX * sb command to access sandbox features
602ad3b3 904 CONFIG_CMD_SAVES * save S record dump
c649e3c9 905 CONFIG_SCSI * SCSI Support
602ad3b3
JL
906 CONFIG_CMD_SDRAM * print SDRAM configuration information
907 (requires CONFIG_CMD_I2C)
908 CONFIG_CMD_SETGETDCR Support for DCR Register access
909 (4xx only)
f61ec45e 910 CONFIG_CMD_SF * Read/write/erase SPI NOR flash
4d98b5c8 911 CONFIG_CMD_SHA1SUM * print sha1 memory digest
02c9aa1d 912 (requires CONFIG_CMD_MEMORY)
7d861d95 913 CONFIG_CMD_SOFTSWITCH * Soft switch setting command for BF60x
74de7aef 914 CONFIG_CMD_SOURCE "source" command Support
602ad3b3 915 CONFIG_CMD_SPI * SPI serial bus support
7a83af07 916 CONFIG_CMD_TFTPSRV * TFTP transfer in server mode
1fb7cd49 917 CONFIG_CMD_TFTPPUT * TFTP put command (upload)
da83bcd7
JH
918 CONFIG_CMD_TIME * run command and report execution time (ARM specific)
919 CONFIG_CMD_TIMER * access to the system tick timer
602ad3b3 920 CONFIG_CMD_USB * USB support
602ad3b3 921 CONFIG_CMD_CDP * Cisco Discover Protocol support
c8339f51 922 CONFIG_CMD_MFSL * Microblaze FSL support
4d98b5c8 923 CONFIG_CMD_XIMG Load part of Multi Image
89c8230d 924 CONFIG_CMD_UUID * Generate random UUID or GUID string
c609719b
WD
925
926 EXAMPLE: If you want all functions except of network
927 support you can write:
928
602ad3b3
JL
929 #include "config_cmd_all.h"
930 #undef CONFIG_CMD_NET
c609719b 931
213bf8c8
GVB
932 Other Commands:
933 fdt (flattened device tree) command: CONFIG_OF_LIBFDT
c609719b
WD
934
935 Note: Don't enable the "icache" and "dcache" commands
602ad3b3 936 (configuration option CONFIG_CMD_CACHE) unless you know
43d9616c
WD
937 what you (and your U-Boot users) are doing. Data
938 cache cannot be enabled on systems like the 8xx or
939 8260 (where accesses to the IMMR region must be
940 uncached), and it cannot be disabled on all other
941 systems where we (mis-) use the data cache to hold an
942 initial stack and some data.
c609719b
WD
943
944
945 XXX - this list needs to get updated!
946
302a6487
SG
947- Removal of commands
948 If no commands are needed to boot, you can disable
949 CONFIG_CMDLINE to remove them. In this case, the command line
950 will not be available, and when U-Boot wants to execute the
951 boot command (on start-up) it will call board_run_command()
952 instead. This can reduce image size significantly for very
953 simple boot procedures.
954
a5ecbe62
WD
955- Regular expression support:
956 CONFIG_REGEX
93e14596
WD
957 If this variable is defined, U-Boot is linked against
958 the SLRE (Super Light Regular Expression) library,
959 which adds regex support to some commands, as for
960 example "env grep" and "setexpr".
a5ecbe62 961
45ba8077
SG
962- Device tree:
963 CONFIG_OF_CONTROL
964 If this variable is defined, U-Boot will use a device tree
965 to configure its devices, instead of relying on statically
966 compiled #defines in the board file. This option is
967 experimental and only available on a few boards. The device
968 tree is available in the global data as gd->fdt_blob.
969
2c0f79e4 970 U-Boot needs to get its device tree from somewhere. This can
82f766d1 971 be done using one of the three options below:
bbb0b128
SG
972
973 CONFIG_OF_EMBED
974 If this variable is defined, U-Boot will embed a device tree
975 binary in its image. This device tree file should be in the
976 board directory and called <soc>-<board>.dts. The binary file
977 is then picked up in board_init_f() and made available through
978 the global data structure as gd->blob.
45ba8077 979
2c0f79e4
SG
980 CONFIG_OF_SEPARATE
981 If this variable is defined, U-Boot will build a device tree
982 binary. It will be called u-boot.dtb. Architecture-specific
983 code will locate it at run-time. Generally this works by:
984
985 cat u-boot.bin u-boot.dtb >image.bin
986
987 and in fact, U-Boot does this for you, creating a file called
988 u-boot-dtb.bin which is useful in the common case. You can
989 still use the individual files if you need something more
990 exotic.
991
82f766d1
AD
992 CONFIG_OF_BOARD
993 If this variable is defined, U-Boot will use the device tree
994 provided by the board at runtime instead of embedding one with
995 the image. Only boards defining board_fdt_blob_setup() support
996 this option (see include/fdtdec.h file).
997
c609719b
WD
998- Watchdog:
999 CONFIG_WATCHDOG
1000 If this variable is defined, it enables watchdog
6abe6fb6
DZ
1001 support for the SoC. There must be support in the SoC
1002 specific code for a watchdog. For the 8xx and 8260
1003 CPUs, the SIU Watchdog feature is enabled in the SYPCR
1004 register. When supported for a specific SoC is
1005 available, then no further board specific code should
1006 be needed to use it.
1007
1008 CONFIG_HW_WATCHDOG
1009 When using a watchdog circuitry external to the used
1010 SoC, then define this variable and provide board
1011 specific code for the "hw_watchdog_reset" function.
c609719b 1012
7bae0d6f
HS
1013 CONFIG_AT91_HW_WDT_TIMEOUT
1014 specify the timeout in seconds. default 2 seconds.
1015
c1551ea8
SR
1016- U-Boot Version:
1017 CONFIG_VERSION_VARIABLE
1018 If this variable is defined, an environment variable
1019 named "ver" is created by U-Boot showing the U-Boot
1020 version as printed by the "version" command.
a1ea8e51
BT
1021 Any change to this variable will be reverted at the
1022 next reset.
c1551ea8 1023
c609719b
WD
1024- Real-Time Clock:
1025
602ad3b3 1026 When CONFIG_CMD_DATE is selected, the type of the RTC
c609719b
WD
1027 has to be selected, too. Define exactly one of the
1028 following options:
1029
1030 CONFIG_RTC_MPC8xx - use internal RTC of MPC8xx
1031 CONFIG_RTC_PCF8563 - use Philips PCF8563 RTC
4e8b7544 1032 CONFIG_RTC_MC13XXX - use MC13783 or MC13892 RTC
c609719b 1033 CONFIG_RTC_MC146818 - use MC146818 RTC
1cb8e980 1034 CONFIG_RTC_DS1307 - use Maxim, Inc. DS1307 RTC
c609719b 1035 CONFIG_RTC_DS1337 - use Maxim, Inc. DS1337 RTC
7f70e853 1036 CONFIG_RTC_DS1338 - use Maxim, Inc. DS1338 RTC
412921d2 1037 CONFIG_RTC_DS1339 - use Maxim, Inc. DS1339 RTC
3bac3513 1038 CONFIG_RTC_DS164x - use Dallas DS164x RTC
9536dfcc 1039 CONFIG_RTC_ISL1208 - use Intersil ISL1208 RTC
4c0d4c3b 1040 CONFIG_RTC_MAX6900 - use Maxim, Inc. MAX6900 RTC
6d0f6bcf 1041 CONFIG_SYS_RTC_DS1337_NOOSC - Turn off the OSC output for DS1337
71d19f30
HS
1042 CONFIG_SYS_RV3029_TCR - enable trickle charger on
1043 RV3029 RTC.
c609719b 1044
b37c7e5e
WD
1045 Note that if the RTC uses I2C, then the I2C interface
1046 must also be configured. See I2C Support, below.
1047
e92739d3
PT
1048- GPIO Support:
1049 CONFIG_PCA953X - use NXP's PCA953X series I2C GPIO
e92739d3 1050
5dec49ca
CP
1051 The CONFIG_SYS_I2C_PCA953X_WIDTH option specifies a list of
1052 chip-ngpio pairs that tell the PCA953X driver the number of
1053 pins supported by a particular chip.
1054
e92739d3
PT
1055 Note that if the GPIO device uses I2C, then the I2C interface
1056 must also be configured. See I2C Support, below.
1057
aa53233a
SG
1058- I/O tracing:
1059 When CONFIG_IO_TRACE is selected, U-Boot intercepts all I/O
1060 accesses and can checksum them or write a list of them out
1061 to memory. See the 'iotrace' command for details. This is
1062 useful for testing device drivers since it can confirm that
1063 the driver behaves the same way before and after a code
1064 change. Currently this is supported on sandbox and arm. To
1065 add support for your architecture, add '#include <iotrace.h>'
1066 to the bottom of arch/<arch>/include/asm/io.h and test.
1067
1068 Example output from the 'iotrace stats' command is below.
1069 Note that if the trace buffer is exhausted, the checksum will
1070 still continue to operate.
1071
1072 iotrace is enabled
1073 Start: 10000000 (buffer start address)
1074 Size: 00010000 (buffer size)
1075 Offset: 00000120 (current buffer offset)
1076 Output: 10000120 (start + offset)
1077 Count: 00000018 (number of trace records)
1078 CRC32: 9526fb66 (CRC32 of all trace records)
1079
c609719b
WD
1080- Timestamp Support:
1081
43d9616c
WD
1082 When CONFIG_TIMESTAMP is selected, the timestamp
1083 (date and time) of an image is printed by image
1084 commands like bootm or iminfo. This option is
602ad3b3 1085 automatically enabled when you select CONFIG_CMD_DATE .
c609719b 1086
923c46f9
KP
1087- Partition Labels (disklabels) Supported:
1088 Zero or more of the following:
1089 CONFIG_MAC_PARTITION Apple's MacOS partition table.
1090 CONFIG_DOS_PARTITION MS Dos partition table, traditional on the
1091 Intel architecture, USB sticks, etc.
1092 CONFIG_ISO_PARTITION ISO partition table, used on CDROM etc.
1093 CONFIG_EFI_PARTITION GPT partition table, common when EFI is the
1094 bootloader. Note 2TB partition limit; see
1095 disk/part_efi.c
1096 CONFIG_MTD_PARTITIONS Memory Technology Device partition table.
c609719b 1097
218ca724 1098 If IDE or SCSI support is enabled (CONFIG_CMD_IDE or
c649e3c9 1099 CONFIG_SCSI) you must configure support for at
923c46f9 1100 least one non-MTD partition type as well.
c609719b
WD
1101
1102- IDE Reset method:
4d13cbad
WD
1103 CONFIG_IDE_RESET_ROUTINE - this is defined in several
1104 board configurations files but used nowhere!
c609719b 1105
4d13cbad
WD
1106 CONFIG_IDE_RESET - is this is defined, IDE Reset will
1107 be performed by calling the function
1108 ide_set_reset(int reset)
1109 which has to be defined in a board specific file
c609719b
WD
1110
1111- ATAPI Support:
1112 CONFIG_ATAPI
1113
1114 Set this to enable ATAPI support.
1115
c40b2956
WD
1116- LBA48 Support
1117 CONFIG_LBA48
1118
1119 Set this to enable support for disks larger than 137GB
4b142feb 1120 Also look at CONFIG_SYS_64BIT_LBA.
c40b2956
WD
1121 Whithout these , LBA48 support uses 32bit variables and will 'only'
1122 support disks up to 2.1TB.
1123
6d0f6bcf 1124 CONFIG_SYS_64BIT_LBA:
c40b2956
WD
1125 When enabled, makes the IDE subsystem use 64bit sector addresses.
1126 Default is 32bit.
1127
c609719b
WD
1128- SCSI Support:
1129 At the moment only there is only support for the
1130 SYM53C8XX SCSI controller; define
1131 CONFIG_SCSI_SYM53C8XX to enable it.
1132
6d0f6bcf
JCPV
1133 CONFIG_SYS_SCSI_MAX_LUN [8], CONFIG_SYS_SCSI_MAX_SCSI_ID [7] and
1134 CONFIG_SYS_SCSI_MAX_DEVICE [CONFIG_SYS_SCSI_MAX_SCSI_ID *
1135 CONFIG_SYS_SCSI_MAX_LUN] can be adjusted to define the
c609719b
WD
1136 maximum numbers of LUNs, SCSI ID's and target
1137 devices.
6d0f6bcf 1138 CONFIG_SYS_SCSI_SYM53C8XX_CCF to fix clock timing (80Mhz)
c609719b 1139
93e14596
WD
1140 The environment variable 'scsidevs' is set to the number of
1141 SCSI devices found during the last scan.
447c031b 1142
c609719b 1143- NETWORK Support (PCI):
682011ff 1144 CONFIG_E1000
ce5207e1
KM
1145 Support for Intel 8254x/8257x gigabit chips.
1146
1147 CONFIG_E1000_SPI
1148 Utility code for direct access to the SPI bus on Intel 8257x.
1149 This does not do anything useful unless you set at least one
1150 of CONFIG_CMD_E1000 or CONFIG_E1000_SPI_GENERIC.
1151
1152 CONFIG_E1000_SPI_GENERIC
1153 Allow generic access to the SPI bus on the Intel 8257x, for
1154 example with the "sspi" command.
1155
1156 CONFIG_CMD_E1000
1157 Management command for E1000 devices. When used on devices
1158 with SPI support you can reprogram the EEPROM from U-Boot.
53cf9435 1159
c609719b
WD
1160 CONFIG_EEPRO100
1161 Support for Intel 82557/82559/82559ER chips.
11ccc33f 1162 Optional CONFIG_EEPRO100_SROM_WRITE enables EEPROM
c609719b
WD
1163 write routine for first time initialisation.
1164
1165 CONFIG_TULIP
1166 Support for Digital 2114x chips.
1167 Optional CONFIG_TULIP_SELECT_MEDIA for board specific
1168 modem chip initialisation (KS8761/QS6611).
1169
1170 CONFIG_NATSEMI
1171 Support for National dp83815 chips.
1172
1173 CONFIG_NS8382X
1174 Support for National dp8382[01] gigabit chips.
1175
45219c46
WD
1176- NETWORK Support (other):
1177
c041e9d2
JS
1178 CONFIG_DRIVER_AT91EMAC
1179 Support for AT91RM9200 EMAC.
1180
1181 CONFIG_RMII
1182 Define this to use reduced MII inteface
1183
1184 CONFIG_DRIVER_AT91EMAC_QUIET
1185 If this defined, the driver is quiet.
1186 The driver doen't show link status messages.
1187
efdd7319
RH
1188 CONFIG_CALXEDA_XGMAC
1189 Support for the Calxeda XGMAC device
1190
3bb46d23 1191 CONFIG_LAN91C96
45219c46
WD
1192 Support for SMSC's LAN91C96 chips.
1193
45219c46
WD
1194 CONFIG_LAN91C96_USE_32_BIT
1195 Define this to enable 32 bit addressing
1196
3bb46d23 1197 CONFIG_SMC91111
f39748ae
WD
1198 Support for SMSC's LAN91C111 chip
1199
1200 CONFIG_SMC91111_BASE
1201 Define this to hold the physical address
1202 of the device (I/O space)
1203
1204 CONFIG_SMC_USE_32_BIT
1205 Define this if data bus is 32 bits
1206
1207 CONFIG_SMC_USE_IOFUNCS
1208 Define this to use i/o functions instead of macros
1209 (some hardware wont work with macros)
1210
dc02bada
HS
1211 CONFIG_DRIVER_TI_EMAC
1212 Support for davinci emac
1213
1214 CONFIG_SYS_DAVINCI_EMAC_PHY_COUNT
1215 Define this if you have more then 3 PHYs.
1216
b3dbf4a5
ML
1217 CONFIG_FTGMAC100
1218 Support for Faraday's FTGMAC100 Gigabit SoC Ethernet
1219
1220 CONFIG_FTGMAC100_EGIGA
1221 Define this to use GE link update with gigabit PHY.
1222 Define this if FTGMAC100 is connected to gigabit PHY.
1223 If your system has 10/100 PHY only, it might not occur
1224 wrong behavior. Because PHY usually return timeout or
1225 useless data when polling gigabit status and gigabit
1226 control registers. This behavior won't affect the
1227 correctnessof 10/100 link speed update.
1228
c2fff331 1229 CONFIG_SMC911X
557b377d
JG
1230 Support for SMSC's LAN911x and LAN921x chips
1231
c2fff331 1232 CONFIG_SMC911X_BASE
557b377d
JG
1233 Define this to hold the physical address
1234 of the device (I/O space)
1235
c2fff331 1236 CONFIG_SMC911X_32_BIT
557b377d
JG
1237 Define this if data bus is 32 bits
1238
c2fff331 1239 CONFIG_SMC911X_16_BIT
557b377d
JG
1240 Define this if data bus is 16 bits. If your processor
1241 automatically converts one 32 bit word to two 16 bit
c2fff331 1242 words you may also try CONFIG_SMC911X_32_BIT.
557b377d 1243
3d0075fa
YS
1244 CONFIG_SH_ETHER
1245 Support for Renesas on-chip Ethernet controller
1246
1247 CONFIG_SH_ETHER_USE_PORT
1248 Define the number of ports to be used
1249
1250 CONFIG_SH_ETHER_PHY_ADDR
1251 Define the ETH PHY's address
1252
68260aab
YS
1253 CONFIG_SH_ETHER_CACHE_WRITEBACK
1254 If this option is set, the driver enables cache flush.
1255
b2f97cf2
HS
1256- PWM Support:
1257 CONFIG_PWM_IMX
5052e819 1258 Support for PWM module on the imx6.
b2f97cf2 1259
5e124724 1260- TPM Support:
90899cc0
CC
1261 CONFIG_TPM
1262 Support TPM devices.
1263
0766ad2f
CR
1264 CONFIG_TPM_TIS_INFINEON
1265 Support for Infineon i2c bus TPM devices. Only one device
1b393db5
TWHT
1266 per system is supported at this time.
1267
1b393db5
TWHT
1268 CONFIG_TPM_TIS_I2C_BURST_LIMITATION
1269 Define the burst count bytes upper limit
1270
3aa74088
CR
1271 CONFIG_TPM_ST33ZP24
1272 Support for STMicroelectronics TPM devices. Requires DM_TPM support.
1273
1274 CONFIG_TPM_ST33ZP24_I2C
1275 Support for STMicroelectronics ST33ZP24 I2C devices.
1276 Requires TPM_ST33ZP24 and I2C.
1277
b75fdc11
CR
1278 CONFIG_TPM_ST33ZP24_SPI
1279 Support for STMicroelectronics ST33ZP24 SPI devices.
1280 Requires TPM_ST33ZP24 and SPI.
1281
c01939c7
DE
1282 CONFIG_TPM_ATMEL_TWI
1283 Support for Atmel TWI TPM device. Requires I2C support.
1284
90899cc0 1285 CONFIG_TPM_TIS_LPC
5e124724
VB
1286 Support for generic parallel port TPM devices. Only one device
1287 per system is supported at this time.
1288
1289 CONFIG_TPM_TIS_BASE_ADDRESS
1290 Base address where the generic TPM device is mapped
1291 to. Contemporary x86 systems usually map it at
1292 0xfed40000.
1293
be6c1529
RP
1294 CONFIG_CMD_TPM
1295 Add tpm monitor functions.
1296 Requires CONFIG_TPM. If CONFIG_TPM_AUTH_SESSIONS is set, also
1297 provides monitor access to authorized functions.
1298
1299 CONFIG_TPM
1300 Define this to enable the TPM support library which provides
1301 functional interfaces to some TPM commands.
1302 Requires support for a TPM device.
1303
1304 CONFIG_TPM_AUTH_SESSIONS
1305 Define this to enable authorized functions in the TPM library.
1306 Requires CONFIG_TPM and CONFIG_SHA1.
1307
c609719b
WD
1308- USB Support:
1309 At the moment only the UHCI host controller is
4d13cbad 1310 supported (PIP405, MIP405, MPC5200); define
c609719b
WD
1311 CONFIG_USB_UHCI to enable it.
1312 define CONFIG_USB_KEYBOARD to enable the USB Keyboard
30d56fae 1313 and define CONFIG_USB_STORAGE to enable the USB
c609719b
WD
1314 storage devices.
1315 Note:
1316 Supported are USB Keyboards and USB Floppy drives
1317 (TEAC FD-05PUB).
4d13cbad
WD
1318 MPC5200 USB requires additional defines:
1319 CONFIG_USB_CLOCK
1320 for 528 MHz Clock: 0x0001bbbb
307ecb6d
EM
1321 CONFIG_PSC3_USB
1322 for USB on PSC3
4d13cbad
WD
1323 CONFIG_USB_CONFIG
1324 for differential drivers: 0x00001000
1325 for single ended drivers: 0x00005000
307ecb6d
EM
1326 for differential drivers on PSC3: 0x00000100
1327 for single ended drivers on PSC3: 0x00004100
6d0f6bcf 1328 CONFIG_SYS_USB_EVENT_POLL
fdcfaa1b
ZW
1329 May be defined to allow interrupt polling
1330 instead of using asynchronous interrupts
4d13cbad 1331
9ab4ce22
SG
1332 CONFIG_USB_EHCI_TXFIFO_THRESH enables setting of the
1333 txfilltuning field in the EHCI controller on reset.
1334
6e9e0626
OT
1335 CONFIG_USB_DWC2_REG_ADDR the physical CPU address of the DWC2
1336 HW module registers.
1337
16c8d5e7
WD
1338- USB Device:
1339 Define the below if you wish to use the USB console.
1340 Once firmware is rebuilt from a serial console issue the
1341 command "setenv stdin usbtty; setenv stdout usbtty" and
11ccc33f 1342 attach your USB cable. The Unix command "dmesg" should print
16c8d5e7
WD
1343 it has found a new device. The environment variable usbtty
1344 can be set to gserial or cdc_acm to enable your device to
386eda02 1345 appear to a USB host as a Linux gserial device or a
16c8d5e7
WD
1346 Common Device Class Abstract Control Model serial device.
1347 If you select usbtty = gserial you should be able to enumerate
1348 a Linux host by
1349 # modprobe usbserial vendor=0xVendorID product=0xProductID
1350 else if using cdc_acm, simply setting the environment
1351 variable usbtty to be cdc_acm should suffice. The following
1352 might be defined in YourBoardName.h
386eda02 1353
16c8d5e7
WD
1354 CONFIG_USB_DEVICE
1355 Define this to build a UDC device
1356
1357 CONFIG_USB_TTY
1358 Define this to have a tty type of device available to
1359 talk to the UDC device
386eda02 1360
f9da0f89
VK
1361 CONFIG_USBD_HS
1362 Define this to enable the high speed support for usb
1363 device and usbtty. If this feature is enabled, a routine
1364 int is_usbd_high_speed(void)
1365 also needs to be defined by the driver to dynamically poll
1366 whether the enumeration has succeded at high speed or full
1367 speed.
1368
6d0f6bcf 1369 CONFIG_SYS_CONSOLE_IS_IN_ENV
16c8d5e7
WD
1370 Define this if you want stdin, stdout &/or stderr to
1371 be set to usbtty.
1372
1373 mpc8xx:
6d0f6bcf 1374 CONFIG_SYS_USB_EXTC_CLK 0xBLAH
16c8d5e7 1375 Derive USB clock from external clock "blah"
6d0f6bcf 1376 - CONFIG_SYS_USB_EXTC_CLK 0x02
386eda02 1377
386eda02 1378 If you have a USB-IF assigned VendorID then you may wish to
16c8d5e7 1379 define your own vendor specific values either in BoardName.h
386eda02 1380 or directly in usbd_vendor_info.h. If you don't define
16c8d5e7
WD
1381 CONFIG_USBD_MANUFACTURER, CONFIG_USBD_PRODUCT_NAME,
1382 CONFIG_USBD_VENDORID and CONFIG_USBD_PRODUCTID, then U-Boot
1383 should pretend to be a Linux device to it's target host.
1384
1385 CONFIG_USBD_MANUFACTURER
1386 Define this string as the name of your company for
1387 - CONFIG_USBD_MANUFACTURER "my company"
386eda02 1388
16c8d5e7
WD
1389 CONFIG_USBD_PRODUCT_NAME
1390 Define this string as the name of your product
1391 - CONFIG_USBD_PRODUCT_NAME "acme usb device"
1392
1393 CONFIG_USBD_VENDORID
1394 Define this as your assigned Vendor ID from the USB
1395 Implementors Forum. This *must* be a genuine Vendor ID
1396 to avoid polluting the USB namespace.
1397 - CONFIG_USBD_VENDORID 0xFFFF
386eda02 1398
16c8d5e7
WD
1399 CONFIG_USBD_PRODUCTID
1400 Define this as the unique Product ID
1401 for your device
1402 - CONFIG_USBD_PRODUCTID 0xFFFF
4d13cbad 1403
d70a560f
IG
1404- ULPI Layer Support:
1405 The ULPI (UTMI Low Pin (count) Interface) PHYs are supported via
1406 the generic ULPI layer. The generic layer accesses the ULPI PHY
1407 via the platform viewport, so you need both the genric layer and
1408 the viewport enabled. Currently only Chipidea/ARC based
1409 viewport is supported.
1410 To enable the ULPI layer support, define CONFIG_USB_ULPI and
1411 CONFIG_USB_ULPI_VIEWPORT in your board configuration file.
6d365ea0
LS
1412 If your ULPI phy needs a different reference clock than the
1413 standard 24 MHz then you have to define CONFIG_ULPI_REF_CLK to
1414 the appropriate value in Hz.
c609719b 1415
71f95118 1416- MMC Support:
8bde7f77
WD
1417 The MMC controller on the Intel PXA is supported. To
1418 enable this define CONFIG_MMC. The MMC can be
1419 accessed from the boot prompt by mapping the device
71f95118 1420 to physical memory similar to flash. Command line is
602ad3b3
JL
1421 enabled with CONFIG_CMD_MMC. The MMC driver also works with
1422 the FAT fs. This is enabled with CONFIG_CMD_FAT.
71f95118 1423
afb35666
YS
1424 CONFIG_SH_MMCIF
1425 Support for Renesas on-chip MMCIF controller
1426
1427 CONFIG_SH_MMCIF_ADDR
1428 Define the base address of MMCIF registers
1429
1430 CONFIG_SH_MMCIF_CLK
1431 Define the clock frequency for MMCIF
1432
1fd93c6e
PA
1433 CONFIG_SUPPORT_EMMC_BOOT
1434 Enable some additional features of the eMMC boot partitions.
1435
1436 CONFIG_SUPPORT_EMMC_RPMB
1437 Enable the commands for reading, writing and programming the
1438 key for the Replay Protection Memory Block partition in eMMC.
1439
b3ba6e94 1440- USB Device Firmware Update (DFU) class support:
01acd6ab 1441 CONFIG_USB_FUNCTION_DFU
b3ba6e94
TR
1442 This enables the USB portion of the DFU USB class
1443
1444 CONFIG_CMD_DFU
1445 This enables the command "dfu" which is used to have
1446 U-Boot create a DFU class device via USB. This command
1447 requires that the "dfu_alt_info" environment variable be
1448 set and define the alt settings to expose to the host.
1449
1450 CONFIG_DFU_MMC
1451 This enables support for exposing (e)MMC devices via DFU.
1452
c6631764
PA
1453 CONFIG_DFU_NAND
1454 This enables support for exposing NAND devices via DFU.
1455
a9479f04
AM
1456 CONFIG_DFU_RAM
1457 This enables support for exposing RAM via DFU.
1458 Note: DFU spec refer to non-volatile memory usage, but
1459 allow usages beyond the scope of spec - here RAM usage,
1460 one that would help mostly the developer.
1461
e7e75c70
HS
1462 CONFIG_SYS_DFU_DATA_BUF_SIZE
1463 Dfu transfer uses a buffer before writing data to the
1464 raw storage device. Make the size (in bytes) of this buffer
1465 configurable. The size of this buffer is also configurable
1466 through the "dfu_bufsiz" environment variable.
1467
ea2453d5
PA
1468 CONFIG_SYS_DFU_MAX_FILE_SIZE
1469 When updating files rather than the raw storage device,
1470 we use a static buffer to copy the file into and then write
1471 the buffer once we've been given the whole file. Define
1472 this to the maximum filesize (in bytes) for the buffer.
1473 Default is 4 MiB if undefined.
1474
001a8319
HS
1475 DFU_DEFAULT_POLL_TIMEOUT
1476 Poll timeout [ms], is the timeout a device can send to the
1477 host. The host must wait for this timeout before sending
1478 a subsequent DFU_GET_STATUS request to the device.
1479
1480 DFU_MANIFEST_POLL_TIMEOUT
1481 Poll timeout [ms], which the device sends to the host when
1482 entering dfuMANIFEST state. Host waits this timeout, before
1483 sending again an USB request to the device.
1484
3aab70af 1485- USB Device Android Fastboot support:
17da3c0c
PK
1486 CONFIG_USB_FUNCTION_FASTBOOT
1487 This enables the USB part of the fastboot gadget
1488
3aab70af
SS
1489 CONFIG_CMD_FASTBOOT
1490 This enables the command "fastboot" which enables the Android
1491 fastboot mode for the platform's USB device. Fastboot is a USB
1492 protocol for downloading images, flashing and device control
1493 used on Android devices.
1494 See doc/README.android-fastboot for more information.
1495
1496 CONFIG_ANDROID_BOOT_IMAGE
1497 This enables support for booting images which use the Android
1498 image format header.
1499
a588d99a 1500 CONFIG_FASTBOOT_BUF_ADDR
3aab70af
SS
1501 The fastboot protocol requires a large memory buffer for
1502 downloads. Define this to the starting RAM address to use for
1503 downloaded images.
1504
a588d99a 1505 CONFIG_FASTBOOT_BUF_SIZE
3aab70af
SS
1506 The fastboot protocol requires a large memory buffer for
1507 downloads. This buffer should be as large as possible for a
1508 platform. Define this to the size available RAM for fastboot.
d1b5ed07
SR
1509
1510 CONFIG_FASTBOOT_FLASH
1511 The fastboot protocol includes a "flash" command for writing
1512 the downloaded image to a non-volatile storage device. Define
1513 this to enable the "fastboot flash" command.
1514
1515 CONFIG_FASTBOOT_FLASH_MMC_DEV
1516 The fastboot "flash" command requires additional information
1517 regarding the non-volatile storage device. Define this to
1518 the eMMC device that fastboot should use to store the image.
3aab70af 1519
0ff7e585
SR
1520 CONFIG_FASTBOOT_GPT_NAME
1521 The fastboot "flash" command supports writing the downloaded
1522 image to the Protective MBR and the Primary GUID Partition
1523 Table. (Additionally, this downloaded image is post-processed
1524 to generate and write the Backup GUID Partition Table.)
1525 This occurs when the specified "partition name" on the
1526 "fastboot flash" command line matches this value.
6f6c8630 1527 The default is "gpt" if undefined.
0ff7e585 1528
b6dd69a4
PK
1529 CONFIG_FASTBOOT_MBR_NAME
1530 The fastboot "flash" command supports writing the downloaded
1531 image to DOS MBR.
1532 This occurs when the "partition name" specified on the
1533 "fastboot flash" command line matches this value.
1534 If not defined the default value "mbr" is used.
1535
6705d81e 1536- Journaling Flash filesystem support:
b2482dff 1537 CONFIG_JFFS2_NAND
6705d81e
WD
1538 Define these for a default partition on a NAND device
1539
6d0f6bcf
JCPV
1540 CONFIG_SYS_JFFS2_FIRST_SECTOR,
1541 CONFIG_SYS_JFFS2_FIRST_BANK, CONFIG_SYS_JFFS2_NUM_BANKS
6705d81e
WD
1542 Define these for a default partition on a NOR device
1543
c30a15e5
DK
1544- FAT(File Allocation Table) filesystem write function support:
1545 CONFIG_FAT_WRITE
656f4c65
DK
1546
1547 Define this to enable support for saving memory data as a
1548 file in FAT formatted partition.
1549
1550 This will also enable the command "fatwrite" enabling the
1551 user to write files to FAT.
c30a15e5 1552
4f0d1a2a
SDPP
1553- FAT(File Allocation Table) filesystem cluster size:
1554 CONFIG_FS_FAT_MAX_CLUSTSIZE
1555
1556 Define the max cluster size for fat operations else
1557 a default value of 65536 will be defined.
1558
c609719b 1559- Keyboard Support:
39f615ed
SG
1560 See Kconfig help for available keyboard drivers.
1561
1562 CONFIG_KEYBOARD
1563
1564 Define this to enable a custom keyboard support.
1565 This simply calls drv_keyboard_init() which must be
1566 defined in your board-specific files. This option is deprecated
1567 and is only used by novena. For new boards, use driver model
1568 instead.
c609719b
WD
1569
1570- Video support:
7d3053fb 1571 CONFIG_FSL_DIU_FB
04e5ae79 1572 Enable the Freescale DIU video driver. Reference boards for
7d3053fb
TT
1573 SOCs that have a DIU should define this macro to enable DIU
1574 support, and should also define these other macros:
1575
1576 CONFIG_SYS_DIU_ADDR
1577 CONFIG_VIDEO
7d3053fb
TT
1578 CONFIG_CFB_CONSOLE
1579 CONFIG_VIDEO_SW_CURSOR
1580 CONFIG_VGA_AS_SINGLE_DEVICE
1581 CONFIG_VIDEO_LOGO
1582 CONFIG_VIDEO_BMP_LOGO
1583
ba8e76bd
TT
1584 The DIU driver will look for the 'video-mode' environment
1585 variable, and if defined, enable the DIU as a console during
8eca9439 1586 boot. See the documentation file doc/README.video for a
ba8e76bd 1587 description of this variable.
7d3053fb 1588
c609719b
WD
1589- LCD Support: CONFIG_LCD
1590
1591 Define this to enable LCD support (for output to LCD
1592 display); also select one of the supported displays
1593 by defining one of these:
1594
39cf4804
SP
1595 CONFIG_ATMEL_LCD:
1596
1597 HITACHI TX09D70VM1CCA, 3.5", 240x320.
1598
fd3103bb 1599 CONFIG_NEC_NL6448AC33:
c609719b 1600
fd3103bb 1601 NEC NL6448AC33-18. Active, color, single scan.
c609719b 1602
fd3103bb 1603 CONFIG_NEC_NL6448BC20
c609719b 1604
fd3103bb
WD
1605 NEC NL6448BC20-08. 6.5", 640x480.
1606 Active, color, single scan.
1607
1608 CONFIG_NEC_NL6448BC33_54
1609
1610 NEC NL6448BC33-54. 10.4", 640x480.
c609719b
WD
1611 Active, color, single scan.
1612
1613 CONFIG_SHARP_16x9
1614
1615 Sharp 320x240. Active, color, single scan.
1616 It isn't 16x9, and I am not sure what it is.
1617
1618 CONFIG_SHARP_LQ64D341
1619
1620 Sharp LQ64D341 display, 640x480.
1621 Active, color, single scan.
1622
1623 CONFIG_HLD1045
1624
1625 HLD1045 display, 640x480.
1626 Active, color, single scan.
1627
1628 CONFIG_OPTREX_BW
1629
1630 Optrex CBL50840-2 NF-FW 99 22 M5
1631 or
1632 Hitachi LMG6912RPFC-00T
1633 or
1634 Hitachi SP14Q002
1635
1636 320x240. Black & white.
1637
676d319e
SG
1638 CONFIG_LCD_ALIGNMENT
1639
b445bbb4 1640 Normally the LCD is page-aligned (typically 4KB). If this is
676d319e
SG
1641 defined then the LCD will be aligned to this value instead.
1642 For ARM it is sometimes useful to use MMU_SECTION_SIZE
1643 here, since it is cheaper to change data cache settings on
1644 a per-section basis.
1645
1646
604c7d4a
HP
1647 CONFIG_LCD_ROTATION
1648
1649 Sometimes, for example if the display is mounted in portrait
1650 mode or even if it's mounted landscape but rotated by 180degree,
1651 we need to rotate our content of the display relative to the
1652 framebuffer, so that user can read the messages which are
1653 printed out.
1654 Once CONFIG_LCD_ROTATION is defined, the lcd_console will be
1655 initialized with a given rotation from "vl_rot" out of
1656 "vidinfo_t" which is provided by the board specific code.
1657 The value for vl_rot is coded as following (matching to
1658 fbcon=rotate:<n> linux-kernel commandline):
1659 0 = no rotation respectively 0 degree
1660 1 = 90 degree rotation
1661 2 = 180 degree rotation
1662 3 = 270 degree rotation
1663
1664 If CONFIG_LCD_ROTATION is not defined, the console will be
1665 initialized with 0degree rotation.
1666
45d7f525
TWHT
1667 CONFIG_LCD_BMP_RLE8
1668
1669 Support drawing of RLE8-compressed bitmaps on the LCD.
1670
735987c5
TWHT
1671 CONFIG_I2C_EDID
1672
1673 Enables an 'i2c edid' command which can read EDID
1674 information over I2C from an attached LCD display.
1675
7152b1d0 1676- Splash Screen Support: CONFIG_SPLASH_SCREEN
d791b1dc 1677
8bde7f77
WD
1678 If this option is set, the environment is checked for
1679 a variable "splashimage". If found, the usual display
1680 of logo, copyright and system information on the LCD
e94d2cd9 1681 is suppressed and the BMP image at the address
8bde7f77
WD
1682 specified in "splashimage" is loaded instead. The
1683 console is redirected to the "nulldev", too. This
1684 allows for a "silent" boot where a splash screen is
1685 loaded very quickly after power-on.
d791b1dc 1686
c0880485
NK
1687 CONFIG_SPLASHIMAGE_GUARD
1688
1689 If this option is set, then U-Boot will prevent the environment
1690 variable "splashimage" from being set to a problematic address
ab5645f1 1691 (see doc/README.displaying-bmps).
c0880485
NK
1692 This option is useful for targets where, due to alignment
1693 restrictions, an improperly aligned BMP image will cause a data
1694 abort. If you think you will not have problems with unaligned
1695 accesses (for example because your toolchain prevents them)
1696 there is no need to set this option.
1697
1ca298ce
MW
1698 CONFIG_SPLASH_SCREEN_ALIGN
1699
1700 If this option is set the splash image can be freely positioned
1701 on the screen. Environment variable "splashpos" specifies the
1702 position as "x,y". If a positive number is given it is used as
1703 number of pixel from left/top. If a negative number is given it
1704 is used as number of pixel from right/bottom. You can also
1705 specify 'm' for centering the image.
1706
1707 Example:
1708 setenv splashpos m,m
1709 => image at center of screen
1710
1711 setenv splashpos 30,20
1712 => image at x = 30 and y = 20
1713
1714 setenv splashpos -10,m
1715 => vertically centered image
1716 at x = dspWidth - bmpWidth - 9
1717
98f4a3df
SR
1718- Gzip compressed BMP image support: CONFIG_VIDEO_BMP_GZIP
1719
1720 If this option is set, additionally to standard BMP
1721 images, gzipped BMP images can be displayed via the
1722 splashscreen support or the bmp command.
1723
d5011762
AG
1724- Run length encoded BMP image (RLE8) support: CONFIG_VIDEO_BMP_RLE8
1725
1726 If this option is set, 8-bit RLE compressed BMP images
1727 can be displayed via the splashscreen support or the
1728 bmp command.
1729
c29fdfc1 1730- Compression support:
8ef70478
KC
1731 CONFIG_GZIP
1732
1733 Enabled by default to support gzip compressed images.
1734
c29fdfc1
WD
1735 CONFIG_BZIP2
1736
1737 If this option is set, support for bzip2 compressed
1738 images is included. If not, only uncompressed and gzip
1739 compressed images are supported.
1740
42d1f039 1741 NOTE: the bzip2 algorithm requires a lot of RAM, so
6d0f6bcf 1742 the malloc area (as defined by CONFIG_SYS_MALLOC_LEN) should
42d1f039 1743 be at least 4MB.
d791b1dc 1744
fc9c1727
LCM
1745 CONFIG_LZMA
1746
1747 If this option is set, support for lzma compressed
1748 images is included.
1749
1750 Note: The LZMA algorithm adds between 2 and 4KB of code and it
1751 requires an amount of dynamic memory that is given by the
1752 formula:
1753
1754 (1846 + 768 << (lc + lp)) * sizeof(uint16)
1755
1756 Where lc and lp stand for, respectively, Literal context bits
1757 and Literal pos bits.
1758
1759 This value is upper-bounded by 14MB in the worst case. Anyway,
1760 for a ~4MB large kernel image, we have lc=3 and lp=0 for a
1761 total amount of (1846 + 768 << (3 + 0)) * 2 = ~41KB... that is
1762 a very small buffer.
1763
1764 Use the lzmainfo tool to determinate the lc and lp values and
1765 then calculate the amount of needed dynamic memory (ensuring
6d0f6bcf 1766 the appropriate CONFIG_SYS_MALLOC_LEN value).
fc9c1727 1767
8ef70478
KC
1768 CONFIG_LZO
1769
1770 If this option is set, support for LZO compressed images
1771 is included.
1772
17ea1177
WD
1773- MII/PHY support:
1774 CONFIG_PHY_ADDR
1775
1776 The address of PHY on MII bus.
1777
1778 CONFIG_PHY_CLOCK_FREQ (ppc4xx)
1779
1780 The clock frequency of the MII bus
1781
1782 CONFIG_PHY_GIGE
1783
1784 If this option is set, support for speed/duplex
11ccc33f 1785 detection of gigabit PHY is included.
17ea1177
WD
1786
1787 CONFIG_PHY_RESET_DELAY
1788
1789 Some PHY like Intel LXT971A need extra delay after
1790 reset before any MII register access is possible.
1791 For such PHY, set this option to the usec delay
1792 required. (minimum 300usec for LXT971A)
1793
1794 CONFIG_PHY_CMD_DELAY (ppc4xx)
1795
1796 Some PHY like Intel LXT971A need extra delay after
1797 command issued before MII status register can be read
1798
c609719b
WD
1799- IP address:
1800 CONFIG_IPADDR
1801
1802 Define a default value for the IP address to use for
11ccc33f 1803 the default Ethernet interface, in case this is not
c609719b 1804 determined through e.g. bootp.
1ebcd654 1805 (Environment variable "ipaddr")
c609719b
WD
1806
1807- Server IP address:
1808 CONFIG_SERVERIP
1809
11ccc33f 1810 Defines a default value for the IP address of a TFTP
c609719b 1811 server to contact when using the "tftboot" command.
1ebcd654 1812 (Environment variable "serverip")
c609719b 1813
97cfe861
RG
1814 CONFIG_KEEP_SERVERADDR
1815
1816 Keeps the server's MAC address, in the env 'serveraddr'
1817 for passing to bootargs (like Linux's netconsole option)
1818
1ebcd654
WD
1819- Gateway IP address:
1820 CONFIG_GATEWAYIP
1821
1822 Defines a default value for the IP address of the
1823 default router where packets to other networks are
1824 sent to.
1825 (Environment variable "gatewayip")
1826
1827- Subnet mask:
1828 CONFIG_NETMASK
1829
1830 Defines a default value for the subnet mask (or
1831 routing prefix) which is used to determine if an IP
1832 address belongs to the local subnet or needs to be
1833 forwarded through a router.
1834 (Environment variable "netmask")
1835
53a5c424
DU
1836- Multicast TFTP Mode:
1837 CONFIG_MCAST_TFTP
1838
1839 Defines whether you want to support multicast TFTP as per
1840 rfc-2090; for example to work with atftp. Lets lots of targets
11ccc33f 1841 tftp down the same boot image concurrently. Note: the Ethernet
53a5c424
DU
1842 driver in use must provide a function: mcast() to join/leave a
1843 multicast group.
1844
c609719b
WD
1845- BOOTP Recovery Mode:
1846 CONFIG_BOOTP_RANDOM_DELAY
1847
1848 If you have many targets in a network that try to
1849 boot using BOOTP, you may want to avoid that all
1850 systems send out BOOTP requests at precisely the same
1851 moment (which would happen for instance at recovery
1852 from a power failure, when all systems will try to
1853 boot, thus flooding the BOOTP server. Defining
1854 CONFIG_BOOTP_RANDOM_DELAY causes a random delay to be
1855 inserted before sending out BOOTP requests. The
6c33c785 1856 following delays are inserted then:
c609719b
WD
1857
1858 1st BOOTP request: delay 0 ... 1 sec
1859 2nd BOOTP request: delay 0 ... 2 sec
1860 3rd BOOTP request: delay 0 ... 4 sec
1861 4th and following
1862 BOOTP requests: delay 0 ... 8 sec
1863
92ac8acc
TR
1864 CONFIG_BOOTP_ID_CACHE_SIZE
1865
1866 BOOTP packets are uniquely identified using a 32-bit ID. The
1867 server will copy the ID from client requests to responses and
1868 U-Boot will use this to determine if it is the destination of
1869 an incoming response. Some servers will check that addresses
1870 aren't in use before handing them out (usually using an ARP
1871 ping) and therefore take up to a few hundred milliseconds to
1872 respond. Network congestion may also influence the time it
1873 takes for a response to make it back to the client. If that
1874 time is too long, U-Boot will retransmit requests. In order
1875 to allow earlier responses to still be accepted after these
1876 retransmissions, U-Boot's BOOTP client keeps a small cache of
1877 IDs. The CONFIG_BOOTP_ID_CACHE_SIZE controls the size of this
1878 cache. The default is to keep IDs for up to four outstanding
1879 requests. Increasing this will allow U-Boot to accept offers
1880 from a BOOTP client in networks with unusually high latency.
1881
fe389a82 1882- DHCP Advanced Options:
1fe80d79
JL
1883 You can fine tune the DHCP functionality by defining
1884 CONFIG_BOOTP_* symbols:
1885
1886 CONFIG_BOOTP_SUBNETMASK
1887 CONFIG_BOOTP_GATEWAY
1888 CONFIG_BOOTP_HOSTNAME
1889 CONFIG_BOOTP_NISDOMAIN
1890 CONFIG_BOOTP_BOOTPATH
1891 CONFIG_BOOTP_BOOTFILESIZE
1892 CONFIG_BOOTP_DNS
1893 CONFIG_BOOTP_DNS2
1894 CONFIG_BOOTP_SEND_HOSTNAME
1895 CONFIG_BOOTP_NTPSERVER
1896 CONFIG_BOOTP_TIMEOFFSET
1897 CONFIG_BOOTP_VENDOREX
2c00e099 1898 CONFIG_BOOTP_MAY_FAIL
fe389a82 1899
5d110f0a
WC
1900 CONFIG_BOOTP_SERVERIP - TFTP server will be the serverip
1901 environment variable, not the BOOTP server.
fe389a82 1902
2c00e099
JH
1903 CONFIG_BOOTP_MAY_FAIL - If the DHCP server is not found
1904 after the configured retry count, the call will fail
1905 instead of starting over. This can be used to fail over
1906 to Link-local IP address configuration if the DHCP server
1907 is not available.
1908
fe389a82
SR
1909 CONFIG_BOOTP_DNS2 - If a DHCP client requests the DNS
1910 serverip from a DHCP server, it is possible that more
1911 than one DNS serverip is offered to the client.
1912 If CONFIG_BOOTP_DNS2 is enabled, the secondary DNS
1913 serverip will be stored in the additional environment
1914 variable "dnsip2". The first DNS serverip is always
1915 stored in the variable "dnsip", when CONFIG_BOOTP_DNS
1fe80d79 1916 is defined.
fe389a82
SR
1917
1918 CONFIG_BOOTP_SEND_HOSTNAME - Some DHCP servers are capable
1919 to do a dynamic update of a DNS server. To do this, they
1920 need the hostname of the DHCP requester.
5d110f0a 1921 If CONFIG_BOOTP_SEND_HOSTNAME is defined, the content
1fe80d79
JL
1922 of the "hostname" environment variable is passed as
1923 option 12 to the DHCP server.
fe389a82 1924
d9a2f416
AV
1925 CONFIG_BOOTP_DHCP_REQUEST_DELAY
1926
1927 A 32bit value in microseconds for a delay between
1928 receiving a "DHCP Offer" and sending the "DHCP Request".
1929 This fixes a problem with certain DHCP servers that don't
1930 respond 100% of the time to a "DHCP request". E.g. On an
1931 AT91RM9200 processor running at 180MHz, this delay needed
1932 to be *at least* 15,000 usec before a Windows Server 2003
1933 DHCP server would reply 100% of the time. I recommend at
1934 least 50,000 usec to be safe. The alternative is to hope
1935 that one of the retries will be successful but note that
1936 the DHCP timeout and retry process takes a longer than
1937 this delay.
1938
d22c338e
JH
1939 - Link-local IP address negotiation:
1940 Negotiate with other link-local clients on the local network
1941 for an address that doesn't require explicit configuration.
1942 This is especially useful if a DHCP server cannot be guaranteed
1943 to exist in all environments that the device must operate.
1944
1945 See doc/README.link-local for more information.
1946
a3d991bd 1947 - CDP Options:
6e592385 1948 CONFIG_CDP_DEVICE_ID
a3d991bd
WD
1949
1950 The device id used in CDP trigger frames.
1951
1952 CONFIG_CDP_DEVICE_ID_PREFIX
1953
1954 A two character string which is prefixed to the MAC address
1955 of the device.
1956
1957 CONFIG_CDP_PORT_ID
1958
1959 A printf format string which contains the ascii name of
1960 the port. Normally is set to "eth%d" which sets
11ccc33f 1961 eth0 for the first Ethernet, eth1 for the second etc.
a3d991bd
WD
1962
1963 CONFIG_CDP_CAPABILITIES
1964
1965 A 32bit integer which indicates the device capabilities;
1966 0x00000010 for a normal host which does not forwards.
1967
1968 CONFIG_CDP_VERSION
1969
1970 An ascii string containing the version of the software.
1971
1972 CONFIG_CDP_PLATFORM
1973
1974 An ascii string containing the name of the platform.
1975
1976 CONFIG_CDP_TRIGGER
1977
1978 A 32bit integer sent on the trigger.
1979
1980 CONFIG_CDP_POWER_CONSUMPTION
1981
1982 A 16bit integer containing the power consumption of the
1983 device in .1 of milliwatts.
1984
1985 CONFIG_CDP_APPLIANCE_VLAN_TYPE
1986
1987 A byte containing the id of the VLAN.
1988
79267edd 1989- Status LED: CONFIG_LED_STATUS
c609719b
WD
1990
1991 Several configurations allow to display the current
1992 status using a LED. For instance, the LED will blink
1993 fast while running U-Boot code, stop blinking as
1994 soon as a reply to a BOOTP request was received, and
1995 start blinking slow once the Linux kernel is running
1996 (supported by a status LED driver in the Linux
79267edd 1997 kernel). Defining CONFIG_LED_STATUS enables this
c609719b
WD
1998 feature in U-Boot.
1999
1df7bbba
IG
2000 Additional options:
2001
79267edd 2002 CONFIG_LED_STATUS_GPIO
1df7bbba
IG
2003 The status LED can be connected to a GPIO pin.
2004 In such cases, the gpio_led driver can be used as a
79267edd 2005 status LED backend implementation. Define CONFIG_LED_STATUS_GPIO
1df7bbba
IG
2006 to include the gpio_led driver in the U-Boot binary.
2007
9dfdcdfe
IG
2008 CONFIG_GPIO_LED_INVERTED_TABLE
2009 Some GPIO connected LEDs may have inverted polarity in which
2010 case the GPIO high value corresponds to LED off state and
2011 GPIO low value corresponds to LED on state.
2012 In such cases CONFIG_GPIO_LED_INVERTED_TABLE may be defined
2013 with a list of GPIO LEDs that have inverted polarity.
2014
c609719b
WD
2015- CAN Support: CONFIG_CAN_DRIVER
2016
2017 Defining CONFIG_CAN_DRIVER enables CAN driver support
2018 on those systems that support this (optional)
2019 feature, like the TQM8xxL modules.
2020
3f4978c7
HS
2021- I2C Support: CONFIG_SYS_I2C
2022
2023 This enable the NEW i2c subsystem, and will allow you to use
2024 i2c commands at the u-boot command line (as long as you set
2025 CONFIG_CMD_I2C in CONFIG_COMMANDS) and communicate with i2c
2026 based realtime clock chips or other i2c devices. See
2027 common/cmd_i2c.c for a description of the command line
2028 interface.
2029
2030 ported i2c driver to the new framework:
ea818dbb
HS
2031 - drivers/i2c/soft_i2c.c:
2032 - activate first bus with CONFIG_SYS_I2C_SOFT define
2033 CONFIG_SYS_I2C_SOFT_SPEED and CONFIG_SYS_I2C_SOFT_SLAVE
2034 for defining speed and slave address
2035 - activate second bus with I2C_SOFT_DECLARATIONS2 define
2036 CONFIG_SYS_I2C_SOFT_SPEED_2 and CONFIG_SYS_I2C_SOFT_SLAVE_2
2037 for defining speed and slave address
2038 - activate third bus with I2C_SOFT_DECLARATIONS3 define
2039 CONFIG_SYS_I2C_SOFT_SPEED_3 and CONFIG_SYS_I2C_SOFT_SLAVE_3
2040 for defining speed and slave address
2041 - activate fourth bus with I2C_SOFT_DECLARATIONS4 define
2042 CONFIG_SYS_I2C_SOFT_SPEED_4 and CONFIG_SYS_I2C_SOFT_SLAVE_4
2043 for defining speed and slave address
3f4978c7 2044
00f792e0
HS
2045 - drivers/i2c/fsl_i2c.c:
2046 - activate i2c driver with CONFIG_SYS_I2C_FSL
2047 define CONFIG_SYS_FSL_I2C_OFFSET for setting the register
2048 offset CONFIG_SYS_FSL_I2C_SPEED for the i2c speed and
2049 CONFIG_SYS_FSL_I2C_SLAVE for the slave addr of the first
2050 bus.
93e14596 2051 - If your board supports a second fsl i2c bus, define
00f792e0
HS
2052 CONFIG_SYS_FSL_I2C2_OFFSET for the register offset
2053 CONFIG_SYS_FSL_I2C2_SPEED for the speed and
2054 CONFIG_SYS_FSL_I2C2_SLAVE for the slave address of the
2055 second bus.
2056
1f2ba722 2057 - drivers/i2c/tegra_i2c.c:
10cee516
NI
2058 - activate this driver with CONFIG_SYS_I2C_TEGRA
2059 - This driver adds 4 i2c buses with a fix speed from
2060 100000 and the slave addr 0!
1f2ba722 2061
880540de
DE
2062 - drivers/i2c/ppc4xx_i2c.c
2063 - activate this driver with CONFIG_SYS_I2C_PPC4XX
2064 - CONFIG_SYS_I2C_PPC4XX_CH0 activate hardware channel 0
2065 - CONFIG_SYS_I2C_PPC4XX_CH1 activate hardware channel 1
2066
fac96408 2067 - drivers/i2c/i2c_mxc.c
2068 - activate this driver with CONFIG_SYS_I2C_MXC
03544c66
AA
2069 - enable bus 1 with CONFIG_SYS_I2C_MXC_I2C1
2070 - enable bus 2 with CONFIG_SYS_I2C_MXC_I2C2
2071 - enable bus 3 with CONFIG_SYS_I2C_MXC_I2C3
2072 - enable bus 4 with CONFIG_SYS_I2C_MXC_I2C4
fac96408 2073 - define speed for bus 1 with CONFIG_SYS_MXC_I2C1_SPEED
2074 - define slave for bus 1 with CONFIG_SYS_MXC_I2C1_SLAVE
2075 - define speed for bus 2 with CONFIG_SYS_MXC_I2C2_SPEED
2076 - define slave for bus 2 with CONFIG_SYS_MXC_I2C2_SLAVE
2077 - define speed for bus 3 with CONFIG_SYS_MXC_I2C3_SPEED
2078 - define slave for bus 3 with CONFIG_SYS_MXC_I2C3_SLAVE
03544c66
AA
2079 - define speed for bus 4 with CONFIG_SYS_MXC_I2C4_SPEED
2080 - define slave for bus 4 with CONFIG_SYS_MXC_I2C4_SLAVE
b445bbb4 2081 If those defines are not set, default value is 100000
fac96408 2082 for speed, and 0 for slave.
2083
1086bfa9
NI
2084 - drivers/i2c/rcar_i2c.c:
2085 - activate this driver with CONFIG_SYS_I2C_RCAR
2086 - This driver adds 4 i2c buses
2087
2088 - CONFIG_SYS_RCAR_I2C0_BASE for setting the register channel 0
2089 - CONFIG_SYS_RCAR_I2C0_SPEED for for the speed channel 0
2090 - CONFIG_SYS_RCAR_I2C1_BASE for setting the register channel 1
2091 - CONFIG_SYS_RCAR_I2C1_SPEED for for the speed channel 1
2092 - CONFIG_SYS_RCAR_I2C2_BASE for setting the register channel 2
2093 - CONFIG_SYS_RCAR_I2C2_SPEED for for the speed channel 2
2094 - CONFIG_SYS_RCAR_I2C3_BASE for setting the register channel 3
2095 - CONFIG_SYS_RCAR_I2C3_SPEED for for the speed channel 3
2096 - CONFIF_SYS_RCAR_I2C_NUM_CONTROLLERS for number of i2c buses
2097
2035d77d
NI
2098 - drivers/i2c/sh_i2c.c:
2099 - activate this driver with CONFIG_SYS_I2C_SH
2100 - This driver adds from 2 to 5 i2c buses
2101
2102 - CONFIG_SYS_I2C_SH_BASE0 for setting the register channel 0
2103 - CONFIG_SYS_I2C_SH_SPEED0 for for the speed channel 0
2104 - CONFIG_SYS_I2C_SH_BASE1 for setting the register channel 1
2105 - CONFIG_SYS_I2C_SH_SPEED1 for for the speed channel 1
2106 - CONFIG_SYS_I2C_SH_BASE2 for setting the register channel 2
2107 - CONFIG_SYS_I2C_SH_SPEED2 for for the speed channel 2
2108 - CONFIG_SYS_I2C_SH_BASE3 for setting the register channel 3
2109 - CONFIG_SYS_I2C_SH_SPEED3 for for the speed channel 3
2110 - CONFIG_SYS_I2C_SH_BASE4 for setting the register channel 4
2111 - CONFIG_SYS_I2C_SH_SPEED4 for for the speed channel 4
b445bbb4 2112 - CONFIG_SYS_I2C_SH_NUM_CONTROLLERS for number of i2c buses
2035d77d 2113
6789e84e
HS
2114 - drivers/i2c/omap24xx_i2c.c
2115 - activate this driver with CONFIG_SYS_I2C_OMAP24XX
2116 - CONFIG_SYS_OMAP24_I2C_SPEED speed channel 0
2117 - CONFIG_SYS_OMAP24_I2C_SLAVE slave addr channel 0
2118 - CONFIG_SYS_OMAP24_I2C_SPEED1 speed channel 1
2119 - CONFIG_SYS_OMAP24_I2C_SLAVE1 slave addr channel 1
2120 - CONFIG_SYS_OMAP24_I2C_SPEED2 speed channel 2
2121 - CONFIG_SYS_OMAP24_I2C_SLAVE2 slave addr channel 2
2122 - CONFIG_SYS_OMAP24_I2C_SPEED3 speed channel 3
2123 - CONFIG_SYS_OMAP24_I2C_SLAVE3 slave addr channel 3
2124 - CONFIG_SYS_OMAP24_I2C_SPEED4 speed channel 4
2125 - CONFIG_SYS_OMAP24_I2C_SLAVE4 slave addr channel 4
2126
0bdffe71
HS
2127 - drivers/i2c/zynq_i2c.c
2128 - activate this driver with CONFIG_SYS_I2C_ZYNQ
2129 - set CONFIG_SYS_I2C_ZYNQ_SPEED for speed setting
2130 - set CONFIG_SYS_I2C_ZYNQ_SLAVE for slave addr
2131
e717fc6d
NKC
2132 - drivers/i2c/s3c24x0_i2c.c:
2133 - activate this driver with CONFIG_SYS_I2C_S3C24X0
2134 - This driver adds i2c buses (11 for Exynos5250, Exynos5420
2135 9 i2c buses for Exynos4 and 1 for S3C24X0 SoCs from Samsung)
2136 with a fix speed from 100000 and the slave addr 0!
2137
b46226bd
DE
2138 - drivers/i2c/ihs_i2c.c
2139 - activate this driver with CONFIG_SYS_I2C_IHS
2140 - CONFIG_SYS_I2C_IHS_CH0 activate hardware channel 0
2141 - CONFIG_SYS_I2C_IHS_SPEED_0 speed channel 0
2142 - CONFIG_SYS_I2C_IHS_SLAVE_0 slave addr channel 0
2143 - CONFIG_SYS_I2C_IHS_CH1 activate hardware channel 1
2144 - CONFIG_SYS_I2C_IHS_SPEED_1 speed channel 1
2145 - CONFIG_SYS_I2C_IHS_SLAVE_1 slave addr channel 1
2146 - CONFIG_SYS_I2C_IHS_CH2 activate hardware channel 2
2147 - CONFIG_SYS_I2C_IHS_SPEED_2 speed channel 2
2148 - CONFIG_SYS_I2C_IHS_SLAVE_2 slave addr channel 2
2149 - CONFIG_SYS_I2C_IHS_CH3 activate hardware channel 3
2150 - CONFIG_SYS_I2C_IHS_SPEED_3 speed channel 3
2151 - CONFIG_SYS_I2C_IHS_SLAVE_3 slave addr channel 3
071be896
DE
2152 - activate dual channel with CONFIG_SYS_I2C_IHS_DUAL
2153 - CONFIG_SYS_I2C_IHS_SPEED_0_1 speed channel 0_1
2154 - CONFIG_SYS_I2C_IHS_SLAVE_0_1 slave addr channel 0_1
2155 - CONFIG_SYS_I2C_IHS_SPEED_1_1 speed channel 1_1
2156 - CONFIG_SYS_I2C_IHS_SLAVE_1_1 slave addr channel 1_1
2157 - CONFIG_SYS_I2C_IHS_SPEED_2_1 speed channel 2_1
2158 - CONFIG_SYS_I2C_IHS_SLAVE_2_1 slave addr channel 2_1
2159 - CONFIG_SYS_I2C_IHS_SPEED_3_1 speed channel 3_1
2160 - CONFIG_SYS_I2C_IHS_SLAVE_3_1 slave addr channel 3_1
b46226bd 2161
3f4978c7
HS
2162 additional defines:
2163
2164 CONFIG_SYS_NUM_I2C_BUSES
945a18e6 2165 Hold the number of i2c buses you want to use.
3f4978c7
HS
2166
2167 CONFIG_SYS_I2C_DIRECT_BUS
2168 define this, if you don't use i2c muxes on your hardware.
2169 if CONFIG_SYS_I2C_MAX_HOPS is not defined or == 0 you can
2170 omit this define.
2171
2172 CONFIG_SYS_I2C_MAX_HOPS
2173 define how many muxes are maximal consecutively connected
2174 on one i2c bus. If you not use i2c muxes, omit this
2175 define.
2176
2177 CONFIG_SYS_I2C_BUSES
b445bbb4 2178 hold a list of buses you want to use, only used if
3f4978c7
HS
2179 CONFIG_SYS_I2C_DIRECT_BUS is not defined, for example
2180 a board with CONFIG_SYS_I2C_MAX_HOPS = 1 and
2181 CONFIG_SYS_NUM_I2C_BUSES = 9:
2182
2183 CONFIG_SYS_I2C_BUSES {{0, {I2C_NULL_HOP}}, \
2184 {0, {{I2C_MUX_PCA9547, 0x70, 1}}}, \
2185 {0, {{I2C_MUX_PCA9547, 0x70, 2}}}, \
2186 {0, {{I2C_MUX_PCA9547, 0x70, 3}}}, \
2187 {0, {{I2C_MUX_PCA9547, 0x70, 4}}}, \
2188 {0, {{I2C_MUX_PCA9547, 0x70, 5}}}, \
2189 {1, {I2C_NULL_HOP}}, \
2190 {1, {{I2C_MUX_PCA9544, 0x72, 1}}}, \
2191 {1, {{I2C_MUX_PCA9544, 0x72, 2}}}, \
2192 }
2193
2194 which defines
2195 bus 0 on adapter 0 without a mux
ea818dbb
HS
2196 bus 1 on adapter 0 with a PCA9547 on address 0x70 port 1
2197 bus 2 on adapter 0 with a PCA9547 on address 0x70 port 2
2198 bus 3 on adapter 0 with a PCA9547 on address 0x70 port 3
2199 bus 4 on adapter 0 with a PCA9547 on address 0x70 port 4
2200 bus 5 on adapter 0 with a PCA9547 on address 0x70 port 5
3f4978c7 2201 bus 6 on adapter 1 without a mux
ea818dbb
HS
2202 bus 7 on adapter 1 with a PCA9544 on address 0x72 port 1
2203 bus 8 on adapter 1 with a PCA9544 on address 0x72 port 2
3f4978c7
HS
2204
2205 If you do not have i2c muxes on your board, omit this define.
2206
ea818dbb 2207- Legacy I2C Support: CONFIG_HARD_I2C
3f4978c7
HS
2208
2209 NOTE: It is intended to move drivers to CONFIG_SYS_I2C which
2210 provides the following compelling advantages:
2211
2212 - more than one i2c adapter is usable
2213 - approved multibus support
2214 - better i2c mux support
2215
eb5ba3ae 2216 ** CONFIG_HARD_I2C is now being removed **
3f4978c7 2217
eb5ba3ae 2218----under removal:
c609719b 2219
6d0f6bcf 2220 In both cases you will need to define CONFIG_SYS_I2C_SPEED
945af8d7 2221 to be the frequency (in Hz) at which you wish your i2c bus
6d0f6bcf 2222 to run and CONFIG_SYS_I2C_SLAVE to be the address of this node (ie
11ccc33f 2223 the CPU's i2c node address).
945af8d7 2224
8d321b81 2225 Now, the u-boot i2c code for the mpc8xx
a47a12be 2226 (arch/powerpc/cpu/mpc8xx/i2c.c) sets the CPU up as a master node
8d321b81
PT
2227 and so its address should therefore be cleared to 0 (See,
2228 eg, MPC823e User's Manual p.16-473). So, set
2229 CONFIG_SYS_I2C_SLAVE to 0.
c609719b 2230
5da71efa
EM
2231 CONFIG_SYS_I2C_INIT_MPC5XXX
2232
2233 When a board is reset during an i2c bus transfer
2234 chips might think that the current transfer is still
2235 in progress. Reset the slave devices by sending start
2236 commands until the slave device responds.
2237
945af8d7 2238 That's all that's required for CONFIG_HARD_I2C.
c609719b 2239
ea818dbb 2240 If you use the software i2c interface (CONFIG_SYS_I2C_SOFT)
b37c7e5e
WD
2241 then the following macros need to be defined (examples are
2242 from include/configs/lwmon.h):
c609719b
WD
2243
2244 I2C_INIT
2245
b37c7e5e 2246 (Optional). Any commands necessary to enable the I2C
43d9616c 2247 controller or configure ports.
c609719b 2248
ba56f625 2249 eg: #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
b37c7e5e 2250
c609719b
WD
2251 I2C_PORT
2252
43d9616c
WD
2253 (Only for MPC8260 CPU). The I/O port to use (the code
2254 assumes both bits are on the same port). Valid values
2255 are 0..3 for ports A..D.
c609719b
WD
2256
2257 I2C_ACTIVE
2258
2259 The code necessary to make the I2C data line active
2260 (driven). If the data line is open collector, this
2261 define can be null.
2262
b37c7e5e
WD
2263 eg: #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
2264
c609719b
WD
2265 I2C_TRISTATE
2266
2267 The code necessary to make the I2C data line tri-stated
2268 (inactive). If the data line is open collector, this
2269 define can be null.
2270
b37c7e5e
WD
2271 eg: #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
2272
c609719b
WD
2273 I2C_READ
2274
472d5460
YS
2275 Code that returns true if the I2C data line is high,
2276 false if it is low.
c609719b 2277
b37c7e5e
WD
2278 eg: #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
2279
c609719b
WD
2280 I2C_SDA(bit)
2281
472d5460
YS
2282 If <bit> is true, sets the I2C data line high. If it
2283 is false, it clears it (low).
c609719b 2284
b37c7e5e 2285 eg: #define I2C_SDA(bit) \
2535d602 2286 if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
ba56f625 2287 else immr->im_cpm.cp_pbdat &= ~PB_SDA
b37c7e5e 2288
c609719b
WD
2289 I2C_SCL(bit)
2290
472d5460
YS
2291 If <bit> is true, sets the I2C clock line high. If it
2292 is false, it clears it (low).
c609719b 2293
b37c7e5e 2294 eg: #define I2C_SCL(bit) \
2535d602 2295 if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
ba56f625 2296 else immr->im_cpm.cp_pbdat &= ~PB_SCL
b37c7e5e 2297
c609719b
WD
2298 I2C_DELAY
2299
2300 This delay is invoked four times per clock cycle so this
2301 controls the rate of data transfer. The data rate thus
b37c7e5e 2302 is 1 / (I2C_DELAY * 4). Often defined to be something
945af8d7
WD
2303 like:
2304
b37c7e5e 2305 #define I2C_DELAY udelay(2)
c609719b 2306
793b5726
MF
2307 CONFIG_SOFT_I2C_GPIO_SCL / CONFIG_SOFT_I2C_GPIO_SDA
2308
2309 If your arch supports the generic GPIO framework (asm/gpio.h),
2310 then you may alternatively define the two GPIOs that are to be
2311 used as SCL / SDA. Any of the previous I2C_xxx macros will
2312 have GPIO-based defaults assigned to them as appropriate.
2313
2314 You should define these to the GPIO value as given directly to
2315 the generic GPIO functions.
2316
6d0f6bcf 2317 CONFIG_SYS_I2C_INIT_BOARD
47cd00fa 2318
8bde7f77
WD
2319 When a board is reset during an i2c bus transfer
2320 chips might think that the current transfer is still
2321 in progress. On some boards it is possible to access
2322 the i2c SCLK line directly, either by using the
2323 processor pin as a GPIO or by having a second pin
2324 connected to the bus. If this option is defined a
2325 custom i2c_init_board() routine in boards/xxx/board.c
2326 is run early in the boot sequence.
47cd00fa 2327
26a33504
RR
2328 CONFIG_SYS_I2C_BOARD_LATE_INIT
2329
2330 An alternative to CONFIG_SYS_I2C_INIT_BOARD. If this option is
2331 defined a custom i2c_board_late_init() routine in
2332 boards/xxx/board.c is run AFTER the operations in i2c_init()
2333 is completed. This callpoint can be used to unreset i2c bus
2334 using CPU i2c controller register accesses for CPUs whose i2c
2335 controller provide such a method. It is called at the end of
2336 i2c_init() to allow i2c_init operations to setup the i2c bus
2337 controller on the CPU (e.g. setting bus speed & slave address).
2338
17ea1177
WD
2339 CONFIG_I2CFAST (PPC405GP|PPC405EP only)
2340
2341 This option enables configuration of bi_iic_fast[] flags
2342 in u-boot bd_info structure based on u-boot environment
2343 variable "i2cfast". (see also i2cfast)
2344
bb99ad6d
BW
2345 CONFIG_I2C_MULTI_BUS
2346
2347 This option allows the use of multiple I2C buses, each of which
c0f40859
WD
2348 must have a controller. At any point in time, only one bus is
2349 active. To switch to a different bus, use the 'i2c dev' command.
bb99ad6d
BW
2350 Note that bus numbering is zero-based.
2351
6d0f6bcf 2352 CONFIG_SYS_I2C_NOPROBES
bb99ad6d
BW
2353
2354 This option specifies a list of I2C devices that will be skipped
c0f40859 2355 when the 'i2c probe' command is issued. If CONFIG_I2C_MULTI_BUS
0f89c54b
PT
2356 is set, specify a list of bus-device pairs. Otherwise, specify
2357 a 1D array of device addresses
bb99ad6d
BW
2358
2359 e.g.
2360 #undef CONFIG_I2C_MULTI_BUS
c0f40859 2361 #define CONFIG_SYS_I2C_NOPROBES {0x50,0x68}
bb99ad6d
BW
2362
2363 will skip addresses 0x50 and 0x68 on a board with one I2C bus
2364
c0f40859 2365 #define CONFIG_I2C_MULTI_BUS
945a18e6 2366 #define CONFIG_SYS_I2C_NOPROBES {{0,0x50},{0,0x68},{1,0x54}}
bb99ad6d
BW
2367
2368 will skip addresses 0x50 and 0x68 on bus 0 and address 0x54 on bus 1
2369
6d0f6bcf 2370 CONFIG_SYS_SPD_BUS_NUM
be5e6181
TT
2371
2372 If defined, then this indicates the I2C bus number for DDR SPD.
2373 If not defined, then U-Boot assumes that SPD is on I2C bus 0.
2374
6d0f6bcf 2375 CONFIG_SYS_RTC_BUS_NUM
0dc018ec
SR
2376
2377 If defined, then this indicates the I2C bus number for the RTC.
2378 If not defined, then U-Boot assumes that RTC is on I2C bus 0.
2379
6d0f6bcf 2380 CONFIG_SYS_DTT_BUS_NUM
0dc018ec
SR
2381
2382 If defined, then this indicates the I2C bus number for the DTT.
2383 If not defined, then U-Boot assumes that DTT is on I2C bus 0.
2384
6d0f6bcf 2385 CONFIG_SYS_I2C_DTT_ADDR:
9ebbb54f
VG
2386
2387 If defined, specifies the I2C address of the DTT device.
2388 If not defined, then U-Boot uses predefined value for
2389 specified DTT device.
2390
2ac6985a
AD
2391 CONFIG_SOFT_I2C_READ_REPEATED_START
2392
2393 defining this will force the i2c_read() function in
2394 the soft_i2c driver to perform an I2C repeated start
2395 between writing the address pointer and reading the
2396 data. If this define is omitted the default behaviour
2397 of doing a stop-start sequence will be used. Most I2C
2398 devices can use either method, but some require one or
2399 the other.
be5e6181 2400
c609719b
WD
2401- SPI Support: CONFIG_SPI
2402
2403 Enables SPI driver (so far only tested with
2404 SPI EEPROM, also an instance works with Crystal A/D and
2405 D/As on the SACSng board)
2406
6639562e
YS
2407 CONFIG_SH_SPI
2408
2409 Enables the driver for SPI controller on SuperH. Currently
2410 only SH7757 is supported.
2411
c609719b
WD
2412 CONFIG_SOFT_SPI
2413
43d9616c
WD
2414 Enables a software (bit-bang) SPI driver rather than
2415 using hardware support. This is a general purpose
2416 driver that only requires three general I/O port pins
2417 (two outputs, one input) to function. If this is
2418 defined, the board configuration must define several
2419 SPI configuration items (port pins to use, etc). For
2420 an example, see include/configs/sacsng.h.
c609719b 2421
04a9e118
BW
2422 CONFIG_HARD_SPI
2423
2424 Enables a hardware SPI driver for general-purpose reads
2425 and writes. As with CONFIG_SOFT_SPI, the board configuration
2426 must define a list of chip-select function pointers.
c0f40859 2427 Currently supported on some MPC8xxx processors. For an
04a9e118
BW
2428 example, see include/configs/mpc8349emds.h.
2429
38254f45
GL
2430 CONFIG_MXC_SPI
2431
2432 Enables the driver for the SPI controllers on i.MX and MXC
2e3cd1cd 2433 SoCs. Currently i.MX31/35/51 are supported.
38254f45 2434
f659b573
HS
2435 CONFIG_SYS_SPI_MXC_WAIT
2436 Timeout for waiting until spi transfer completed.
2437 default: (CONFIG_SYS_HZ/100) /* 10 ms */
2438
0133502e 2439- FPGA Support: CONFIG_FPGA
c609719b 2440
0133502e
MF
2441 Enables FPGA subsystem.
2442
2443 CONFIG_FPGA_<vendor>
2444
2445 Enables support for specific chip vendors.
2446 (ALTERA, XILINX)
c609719b 2447
0133502e 2448 CONFIG_FPGA_<family>
c609719b 2449
0133502e
MF
2450 Enables support for FPGA family.
2451 (SPARTAN2, SPARTAN3, VIRTEX2, CYCLONE2, ACEX1K, ACEX)
2452
2453 CONFIG_FPGA_COUNT
2454
2455 Specify the number of FPGA devices to support.
c609719b 2456
64e809af
SDPP
2457 CONFIG_CMD_FPGA_LOADMK
2458
2459 Enable support for fpga loadmk command
2460
67193864
MS
2461 CONFIG_CMD_FPGA_LOADP
2462
2463 Enable support for fpga loadp command - load partial bitstream
2464
2465 CONFIG_CMD_FPGA_LOADBP
2466
2467 Enable support for fpga loadbp command - load partial bitstream
2468 (Xilinx only)
2469
6d0f6bcf 2470 CONFIG_SYS_FPGA_PROG_FEEDBACK
c609719b 2471
8bde7f77 2472 Enable printing of hash marks during FPGA configuration.
c609719b 2473
6d0f6bcf 2474 CONFIG_SYS_FPGA_CHECK_BUSY
c609719b 2475
43d9616c
WD
2476 Enable checks on FPGA configuration interface busy
2477 status by the configuration function. This option
2478 will require a board or device specific function to
2479 be written.
c609719b
WD
2480
2481 CONFIG_FPGA_DELAY
2482
2483 If defined, a function that provides delays in the FPGA
2484 configuration driver.
2485
6d0f6bcf 2486 CONFIG_SYS_FPGA_CHECK_CTRLC
c609719b
WD
2487 Allow Control-C to interrupt FPGA configuration
2488
6d0f6bcf 2489 CONFIG_SYS_FPGA_CHECK_ERROR
c609719b 2490
43d9616c
WD
2491 Check for configuration errors during FPGA bitfile
2492 loading. For example, abort during Virtex II
2493 configuration if the INIT_B line goes low (which
2494 indicated a CRC error).
c609719b 2495
6d0f6bcf 2496 CONFIG_SYS_FPGA_WAIT_INIT
c609719b 2497
b445bbb4
JM
2498 Maximum time to wait for the INIT_B line to de-assert
2499 after PROB_B has been de-asserted during a Virtex II
43d9616c 2500 FPGA configuration sequence. The default time is 500
11ccc33f 2501 ms.
c609719b 2502
6d0f6bcf 2503 CONFIG_SYS_FPGA_WAIT_BUSY
c609719b 2504
b445bbb4 2505 Maximum time to wait for BUSY to de-assert during
11ccc33f 2506 Virtex II FPGA configuration. The default is 5 ms.
c609719b 2507
6d0f6bcf 2508 CONFIG_SYS_FPGA_WAIT_CONFIG
c609719b 2509
43d9616c 2510 Time to wait after FPGA configuration. The default is
11ccc33f 2511 200 ms.
c609719b
WD
2512
2513- Configuration Management:
b2b8a696
SR
2514 CONFIG_BUILD_TARGET
2515
2516 Some SoCs need special image types (e.g. U-Boot binary
2517 with a special header) as build targets. By defining
2518 CONFIG_BUILD_TARGET in the SoC / board header, this
2519 special image will be automatically built upon calling
6de80f21 2520 make / buildman.
b2b8a696 2521
c609719b
WD
2522 CONFIG_IDENT_STRING
2523
43d9616c
WD
2524 If defined, this string will be added to the U-Boot
2525 version information (U_BOOT_VERSION)
c609719b
WD
2526
2527- Vendor Parameter Protection:
2528
43d9616c
WD
2529 U-Boot considers the values of the environment
2530 variables "serial#" (Board Serial Number) and
7152b1d0 2531 "ethaddr" (Ethernet Address) to be parameters that
43d9616c
WD
2532 are set once by the board vendor / manufacturer, and
2533 protects these variables from casual modification by
2534 the user. Once set, these variables are read-only,
2535 and write or delete attempts are rejected. You can
11ccc33f 2536 change this behaviour:
c609719b
WD
2537
2538 If CONFIG_ENV_OVERWRITE is #defined in your config
2539 file, the write protection for vendor parameters is
47cd00fa 2540 completely disabled. Anybody can change or delete
c609719b
WD
2541 these parameters.
2542
92ac5208
JH
2543 Alternatively, if you define _both_ an ethaddr in the
2544 default env _and_ CONFIG_OVERWRITE_ETHADDR_ONCE, a default
11ccc33f 2545 Ethernet address is installed in the environment,
c609719b
WD
2546 which can be changed exactly ONCE by the user. [The
2547 serial# is unaffected by this, i. e. it remains
2548 read-only.]
2549
2598090b
JH
2550 The same can be accomplished in a more flexible way
2551 for any variable by configuring the type of access
2552 to allow for those variables in the ".flags" variable
2553 or define CONFIG_ENV_FLAGS_LIST_STATIC.
2554
c609719b
WD
2555- Protected RAM:
2556 CONFIG_PRAM
2557
2558 Define this variable to enable the reservation of
2559 "protected RAM", i. e. RAM which is not overwritten
2560 by U-Boot. Define CONFIG_PRAM to hold the number of
2561 kB you want to reserve for pRAM. You can overwrite
2562 this default value by defining an environment
2563 variable "pram" to the number of kB you want to
2564 reserve. Note that the board info structure will
2565 still show the full amount of RAM. If pRAM is
2566 reserved, a new environment variable "mem" will
2567 automatically be defined to hold the amount of
2568 remaining RAM in a form that can be passed as boot
2569 argument to Linux, for instance like that:
2570
fe126d8b 2571 setenv bootargs ... mem=\${mem}
c609719b
WD
2572 saveenv
2573
2574 This way you can tell Linux not to use this memory,
2575 either, which results in a memory region that will
2576 not be affected by reboots.
2577
2578 *WARNING* If your board configuration uses automatic
2579 detection of the RAM size, you must make sure that
2580 this memory test is non-destructive. So far, the
2581 following board configurations are known to be
2582 "pRAM-clean":
2583
1b0757ec
WD
2584 IVMS8, IVML24, SPD8xx, TQM8xxL,
2585 HERMES, IP860, RPXlite, LWMON,
544d97e9 2586 FLAGADM, TQM8260
c609719b 2587
40fef049
GB
2588- Access to physical memory region (> 4GB)
2589 Some basic support is provided for operations on memory not
2590 normally accessible to U-Boot - e.g. some architectures
2591 support access to more than 4GB of memory on 32-bit
2592 machines using physical address extension or similar.
2593 Define CONFIG_PHYSMEM to access this basic support, which
2594 currently only supports clearing the memory.
2595
c609719b
WD
2596- Error Recovery:
2597 CONFIG_PANIC_HANG
2598
2599 Define this variable to stop the system in case of a
2600 fatal error, so that you have to reset it manually.
2601 This is probably NOT a good idea for an embedded
11ccc33f 2602 system where you want the system to reboot
c609719b
WD
2603 automatically as fast as possible, but it may be
2604 useful during development since you can try to debug
2605 the conditions that lead to the situation.
2606
2607 CONFIG_NET_RETRY_COUNT
2608
43d9616c
WD
2609 This variable defines the number of retries for
2610 network operations like ARP, RARP, TFTP, or BOOTP
2611 before giving up the operation. If not defined, a
2612 default value of 5 is used.
c609719b 2613
40cb90ee
GL
2614 CONFIG_ARP_TIMEOUT
2615
2616 Timeout waiting for an ARP reply in milliseconds.
2617
48a3e999
TK
2618 CONFIG_NFS_TIMEOUT
2619
2620 Timeout in milliseconds used in NFS protocol.
2621 If you encounter "ERROR: Cannot umount" in nfs command,
2622 try longer timeout such as
2623 #define CONFIG_NFS_TIMEOUT 10000UL
2624
c609719b 2625- Command Interpreter:
8078f1a5 2626 CONFIG_AUTO_COMPLETE
04a85b3b
WD
2627
2628 Enable auto completion of commands using TAB.
2629
6d0f6bcf 2630 CONFIG_SYS_PROMPT_HUSH_PS2
c609719b
WD
2631
2632 This defines the secondary prompt string, which is
2633 printed when the command interpreter needs more input
2634 to complete a command. Usually "> ".
2635
2636 Note:
2637
8bde7f77
WD
2638 In the current implementation, the local variables
2639 space and global environment variables space are
2640 separated. Local variables are those you define by
2641 simply typing `name=value'. To access a local
2642 variable later on, you have write `$name' or
2643 `${name}'; to execute the contents of a variable
2644 directly type `$name' at the command prompt.
c609719b 2645
43d9616c
WD
2646 Global environment variables are those you use
2647 setenv/printenv to work with. To run a command stored
2648 in such a variable, you need to use the run command,
2649 and you must not use the '$' sign to access them.
c609719b
WD
2650
2651 To store commands and special characters in a
2652 variable, please use double quotation marks
2653 surrounding the whole text of the variable, instead
2654 of the backslashes before semicolons and special
2655 symbols.
2656
b445bbb4 2657- Command Line Editing and History:
aa0c71ac
WD
2658 CONFIG_CMDLINE_EDITING
2659
11ccc33f 2660 Enable editing and History functions for interactive
b445bbb4 2661 command line input operations
aa0c71ac 2662
f3b267b3
MV
2663- Command Line PS1/PS2 support:
2664 CONFIG_CMDLINE_PS_SUPPORT
2665
2666 Enable support for changing the command prompt string
2667 at run-time. Only static string is supported so far.
2668 The string is obtained from environment variables PS1
2669 and PS2.
2670
a8c7c708 2671- Default Environment:
c609719b
WD
2672 CONFIG_EXTRA_ENV_SETTINGS
2673
43d9616c
WD
2674 Define this to contain any number of null terminated
2675 strings (variable = value pairs) that will be part of
7152b1d0 2676 the default environment compiled into the boot image.
2262cfee 2677
43d9616c
WD
2678 For example, place something like this in your
2679 board's config file:
c609719b
WD
2680
2681 #define CONFIG_EXTRA_ENV_SETTINGS \
2682 "myvar1=value1\0" \
2683 "myvar2=value2\0"
2684
43d9616c
WD
2685 Warning: This method is based on knowledge about the
2686 internal format how the environment is stored by the
2687 U-Boot code. This is NOT an official, exported
2688 interface! Although it is unlikely that this format
7152b1d0 2689 will change soon, there is no guarantee either.
c609719b
WD
2690 You better know what you are doing here.
2691
43d9616c
WD
2692 Note: overly (ab)use of the default environment is
2693 discouraged. Make sure to check other ways to preset
74de7aef 2694 the environment like the "source" command or the
43d9616c 2695 boot command first.
c609719b 2696
5e724ca2
SW
2697 CONFIG_ENV_VARS_UBOOT_CONFIG
2698
2699 Define this in order to add variables describing the
2700 U-Boot build configuration to the default environment.
2701 These will be named arch, cpu, board, vendor, and soc.
2702
2703 Enabling this option will cause the following to be defined:
2704
2705 - CONFIG_SYS_ARCH
2706 - CONFIG_SYS_CPU
2707 - CONFIG_SYS_BOARD
2708 - CONFIG_SYS_VENDOR
2709 - CONFIG_SYS_SOC
2710
7e27f89f
TR
2711 CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
2712
2713 Define this in order to add variables describing certain
2714 run-time determined information about the hardware to the
2715 environment. These will be named board_name, board_rev.
2716
06fd8538
SG
2717 CONFIG_DELAY_ENVIRONMENT
2718
2719 Normally the environment is loaded when the board is
b445bbb4 2720 initialised so that it is available to U-Boot. This inhibits
06fd8538
SG
2721 that so that the environment is not available until
2722 explicitly loaded later by U-Boot code. With CONFIG_OF_CONTROL
2723 this is instead controlled by the value of
2724 /config/load-environment.
2725
a8c7c708 2726- DataFlash Support:
2abbe075
WD
2727 CONFIG_HAS_DATAFLASH
2728
8bde7f77
WD
2729 Defining this option enables DataFlash features and
2730 allows to read/write in Dataflash via the standard
2731 commands cp, md...
2abbe075 2732
f61ec45e
EN
2733- Serial Flash support
2734 CONFIG_CMD_SF
2735
2736 Defining this option enables SPI flash commands
2737 'sf probe/read/write/erase/update'.
2738
2739 Usage requires an initial 'probe' to define the serial
2740 flash parameters, followed by read/write/erase/update
2741 commands.
2742
2743 The following defaults may be provided by the platform
2744 to handle the common case when only a single serial
2745 flash is present on the system.
2746
2747 CONFIG_SF_DEFAULT_BUS Bus identifier
2748 CONFIG_SF_DEFAULT_CS Chip-select
2749 CONFIG_SF_DEFAULT_MODE (see include/spi.h)
2750 CONFIG_SF_DEFAULT_SPEED in Hz
2751
24007273
SG
2752 CONFIG_CMD_SF_TEST
2753
2754 Define this option to include a destructive SPI flash
2755 test ('sf test').
2756
b902e07c
JT
2757 CONFIG_SF_DUAL_FLASH Dual flash memories
2758
2759 Define this option to use dual flash support where two flash
2760 memories can be connected with a given cs line.
b445bbb4 2761 Currently Xilinx Zynq qspi supports these type of connections.
b902e07c 2762
3f85ce27
WD
2763- SystemACE Support:
2764 CONFIG_SYSTEMACE
2765
2766 Adding this option adds support for Xilinx SystemACE
2767 chips attached via some sort of local bus. The address
11ccc33f 2768 of the chip must also be defined in the
6d0f6bcf 2769 CONFIG_SYS_SYSTEMACE_BASE macro. For example:
3f85ce27
WD
2770
2771 #define CONFIG_SYSTEMACE
6d0f6bcf 2772 #define CONFIG_SYS_SYSTEMACE_BASE 0xf0000000
3f85ce27
WD
2773
2774 When SystemACE support is added, the "ace" device type
2775 becomes available to the fat commands, i.e. fatls.
2776
ecb0ccd9
WD
2777- TFTP Fixed UDP Port:
2778 CONFIG_TFTP_PORT
2779
28cb9375 2780 If this is defined, the environment variable tftpsrcp
ecb0ccd9 2781 is used to supply the TFTP UDP source port value.
28cb9375 2782 If tftpsrcp isn't defined, the normal pseudo-random port
ecb0ccd9
WD
2783 number generator is used.
2784
28cb9375
WD
2785 Also, the environment variable tftpdstp is used to supply
2786 the TFTP UDP destination port value. If tftpdstp isn't
2787 defined, the normal port 69 is used.
2788
2789 The purpose for tftpsrcp is to allow a TFTP server to
ecb0ccd9
WD
2790 blindly start the TFTP transfer using the pre-configured
2791 target IP address and UDP port. This has the effect of
2792 "punching through" the (Windows XP) firewall, allowing
2793 the remainder of the TFTP transfer to proceed normally.
2794 A better solution is to properly configure the firewall,
2795 but sometimes that is not allowed.
2796
bf36c5d5
SG
2797- Hashing support:
2798 CONFIG_CMD_HASH
2799
2800 This enables a generic 'hash' command which can produce
2801 hashes / digests from a few algorithms (e.g. SHA1, SHA256).
2802
2803 CONFIG_HASH_VERIFY
2804
2805 Enable the hash verify command (hash -v). This adds to code
2806 size a little.
2807
94e3c8c4 2808 CONFIG_SHA1 - This option enables support of hashing using SHA1
2809 algorithm. The hash is calculated in software.
2810 CONFIG_SHA256 - This option enables support of hashing using
2811 SHA256 algorithm. The hash is calculated in software.
2812 CONFIG_SHA_HW_ACCEL - This option enables hardware acceleration
2813 for SHA1/SHA256 hashing.
2814 This affects the 'hash' command and also the
2815 hash_lookup_algo() function.
2816 CONFIG_SHA_PROG_HW_ACCEL - This option enables
2817 hardware-acceleration for SHA1/SHA256 progressive hashing.
2818 Data can be streamed in a block at a time and the hashing
2819 is performed in hardware.
bf36c5d5
SG
2820
2821 Note: There is also a sha1sum command, which should perhaps
2822 be deprecated in favour of 'hash sha1'.
2823
a11f1873
RW
2824- Freescale i.MX specific commands:
2825 CONFIG_CMD_HDMIDETECT
2826 This enables 'hdmidet' command which returns true if an
2827 HDMI monitor is detected. This command is i.MX 6 specific.
2828
9e50c406
HS
2829- bootcount support:
2830 CONFIG_BOOTCOUNT_LIMIT
2831
2832 This enables the bootcounter support, see:
2833 http://www.denx.de/wiki/DULG/UBootBootCountLimit
2834
2835 CONFIG_AT91SAM9XE
2836 enable special bootcounter support on at91sam9xe based boards.
9e50c406
HS
2837 CONFIG_SOC_DA8XX
2838 enable special bootcounter support on da850 based boards.
2839 CONFIG_BOOTCOUNT_RAM
2840 enable support for the bootcounter in RAM
2841 CONFIG_BOOTCOUNT_I2C
2842 enable support for the bootcounter on an i2c (like RTC) device.
2843 CONFIG_SYS_I2C_RTC_ADDR = i2c chip address
2844 CONFIG_SYS_BOOTCOUNT_ADDR = i2c addr which is used for
2845 the bootcounter.
2846 CONFIG_BOOTCOUNT_ALEN = address len
19c402af 2847
a8c7c708 2848- Show boot progress:
c609719b
WD
2849 CONFIG_SHOW_BOOT_PROGRESS
2850
43d9616c
WD
2851 Defining this option allows to add some board-
2852 specific code (calling a user-provided function
2853 "show_boot_progress(int)") that enables you to show
2854 the system's boot progress on some display (for
2855 example, some LED's) on your board. At the moment,
2856 the following checkpoints are implemented:
c609719b 2857
94fd1316 2858
1372cce2
MB
2859Legacy uImage format:
2860
c609719b
WD
2861 Arg Where When
2862 1 common/cmd_bootm.c before attempting to boot an image
ba56f625 2863 -1 common/cmd_bootm.c Image header has bad magic number
c609719b 2864 2 common/cmd_bootm.c Image header has correct magic number
ba56f625 2865 -2 common/cmd_bootm.c Image header has bad checksum
c609719b 2866 3 common/cmd_bootm.c Image header has correct checksum
ba56f625 2867 -3 common/cmd_bootm.c Image data has bad checksum
c609719b
WD
2868 4 common/cmd_bootm.c Image data has correct checksum
2869 -4 common/cmd_bootm.c Image is for unsupported architecture
2870 5 common/cmd_bootm.c Architecture check OK
1372cce2 2871 -5 common/cmd_bootm.c Wrong Image Type (not kernel, multi)
c609719b
WD
2872 6 common/cmd_bootm.c Image Type check OK
2873 -6 common/cmd_bootm.c gunzip uncompression error
2874 -7 common/cmd_bootm.c Unimplemented compression type
2875 7 common/cmd_bootm.c Uncompression OK
1372cce2 2876 8 common/cmd_bootm.c No uncompress/copy overwrite error
c609719b 2877 -9 common/cmd_bootm.c Unsupported OS (not Linux, BSD, VxWorks, QNX)
1372cce2
MB
2878
2879 9 common/image.c Start initial ramdisk verification
2880 -10 common/image.c Ramdisk header has bad magic number
2881 -11 common/image.c Ramdisk header has bad checksum
2882 10 common/image.c Ramdisk header is OK
2883 -12 common/image.c Ramdisk data has bad checksum
2884 11 common/image.c Ramdisk data has correct checksum
2885 12 common/image.c Ramdisk verification complete, start loading
11ccc33f 2886 -13 common/image.c Wrong Image Type (not PPC Linux ramdisk)
1372cce2
MB
2887 13 common/image.c Start multifile image verification
2888 14 common/image.c No initial ramdisk, no multifile, continue.
2889
c0f40859 2890 15 arch/<arch>/lib/bootm.c All preparation done, transferring control to OS
c609719b 2891
a47a12be 2892 -30 arch/powerpc/lib/board.c Fatal error, hang the system
11dadd54
WD
2893 -31 post/post.c POST test failed, detected by post_output_backlog()
2894 -32 post/post.c POST test failed, detected by post_run_single()
63e73c9a 2895
566a494f
HS
2896 34 common/cmd_doc.c before loading a Image from a DOC device
2897 -35 common/cmd_doc.c Bad usage of "doc" command
2898 35 common/cmd_doc.c correct usage of "doc" command
2899 -36 common/cmd_doc.c No boot device
2900 36 common/cmd_doc.c correct boot device
2901 -37 common/cmd_doc.c Unknown Chip ID on boot device
2902 37 common/cmd_doc.c correct chip ID found, device available
2903 -38 common/cmd_doc.c Read Error on boot device
2904 38 common/cmd_doc.c reading Image header from DOC device OK
2905 -39 common/cmd_doc.c Image header has bad magic number
2906 39 common/cmd_doc.c Image header has correct magic number
2907 -40 common/cmd_doc.c Error reading Image from DOC device
2908 40 common/cmd_doc.c Image header has correct magic number
2909 41 common/cmd_ide.c before loading a Image from a IDE device
2910 -42 common/cmd_ide.c Bad usage of "ide" command
2911 42 common/cmd_ide.c correct usage of "ide" command
2912 -43 common/cmd_ide.c No boot device
2913 43 common/cmd_ide.c boot device found
2914 -44 common/cmd_ide.c Device not available
2915 44 common/cmd_ide.c Device available
2916 -45 common/cmd_ide.c wrong partition selected
2917 45 common/cmd_ide.c partition selected
2918 -46 common/cmd_ide.c Unknown partition table
2919 46 common/cmd_ide.c valid partition table found
2920 -47 common/cmd_ide.c Invalid partition type
2921 47 common/cmd_ide.c correct partition type
2922 -48 common/cmd_ide.c Error reading Image Header on boot device
2923 48 common/cmd_ide.c reading Image Header from IDE device OK
2924 -49 common/cmd_ide.c Image header has bad magic number
2925 49 common/cmd_ide.c Image header has correct magic number
2926 -50 common/cmd_ide.c Image header has bad checksum
2927 50 common/cmd_ide.c Image header has correct checksum
2928 -51 common/cmd_ide.c Error reading Image from IDE device
2929 51 common/cmd_ide.c reading Image from IDE device OK
2930 52 common/cmd_nand.c before loading a Image from a NAND device
2931 -53 common/cmd_nand.c Bad usage of "nand" command
2932 53 common/cmd_nand.c correct usage of "nand" command
2933 -54 common/cmd_nand.c No boot device
2934 54 common/cmd_nand.c boot device found
2935 -55 common/cmd_nand.c Unknown Chip ID on boot device
2936 55 common/cmd_nand.c correct chip ID found, device available
2937 -56 common/cmd_nand.c Error reading Image Header on boot device
2938 56 common/cmd_nand.c reading Image Header from NAND device OK
2939 -57 common/cmd_nand.c Image header has bad magic number
2940 57 common/cmd_nand.c Image header has correct magic number
2941 -58 common/cmd_nand.c Error reading Image from NAND device
2942 58 common/cmd_nand.c reading Image from NAND device OK
2943
2944 -60 common/env_common.c Environment has a bad CRC, using default
2945
11ccc33f 2946 64 net/eth.c starting with Ethernet configuration.
566a494f
HS
2947 -64 net/eth.c no Ethernet found.
2948 65 net/eth.c Ethernet found.
2949
2950 -80 common/cmd_net.c usage wrong
bc0571fc
JH
2951 80 common/cmd_net.c before calling net_loop()
2952 -81 common/cmd_net.c some error in net_loop() occurred
2953 81 common/cmd_net.c net_loop() back without error
566a494f
HS
2954 -82 common/cmd_net.c size == 0 (File with size 0 loaded)
2955 82 common/cmd_net.c trying automatic boot
74de7aef
WD
2956 83 common/cmd_net.c running "source" command
2957 -83 common/cmd_net.c some error in automatic boot or "source" command
566a494f 2958 84 common/cmd_net.c end without errors
c609719b 2959
1372cce2
MB
2960FIT uImage format:
2961
2962 Arg Where When
2963 100 common/cmd_bootm.c Kernel FIT Image has correct format
2964 -100 common/cmd_bootm.c Kernel FIT Image has incorrect format
2965 101 common/cmd_bootm.c No Kernel subimage unit name, using configuration
2966 -101 common/cmd_bootm.c Can't get configuration for kernel subimage
2967 102 common/cmd_bootm.c Kernel unit name specified
2968 -103 common/cmd_bootm.c Can't get kernel subimage node offset
f773bea8 2969 103 common/cmd_bootm.c Found configuration node
1372cce2
MB
2970 104 common/cmd_bootm.c Got kernel subimage node offset
2971 -104 common/cmd_bootm.c Kernel subimage hash verification failed
2972 105 common/cmd_bootm.c Kernel subimage hash verification OK
2973 -105 common/cmd_bootm.c Kernel subimage is for unsupported architecture
2974 106 common/cmd_bootm.c Architecture check OK
11ccc33f
MZ
2975 -106 common/cmd_bootm.c Kernel subimage has wrong type
2976 107 common/cmd_bootm.c Kernel subimage type OK
1372cce2
MB
2977 -107 common/cmd_bootm.c Can't get kernel subimage data/size
2978 108 common/cmd_bootm.c Got kernel subimage data/size
2979 -108 common/cmd_bootm.c Wrong image type (not legacy, FIT)
2980 -109 common/cmd_bootm.c Can't get kernel subimage type
2981 -110 common/cmd_bootm.c Can't get kernel subimage comp
2982 -111 common/cmd_bootm.c Can't get kernel subimage os
2983 -112 common/cmd_bootm.c Can't get kernel subimage load address
2984 -113 common/cmd_bootm.c Image uncompress/copy overwrite error
2985
2986 120 common/image.c Start initial ramdisk verification
2987 -120 common/image.c Ramdisk FIT image has incorrect format
2988 121 common/image.c Ramdisk FIT image has correct format
11ccc33f 2989 122 common/image.c No ramdisk subimage unit name, using configuration
1372cce2
MB
2990 -122 common/image.c Can't get configuration for ramdisk subimage
2991 123 common/image.c Ramdisk unit name specified
2992 -124 common/image.c Can't get ramdisk subimage node offset
2993 125 common/image.c Got ramdisk subimage node offset
2994 -125 common/image.c Ramdisk subimage hash verification failed
2995 126 common/image.c Ramdisk subimage hash verification OK
2996 -126 common/image.c Ramdisk subimage for unsupported architecture
2997 127 common/image.c Architecture check OK
2998 -127 common/image.c Can't get ramdisk subimage data/size
2999 128 common/image.c Got ramdisk subimage data/size
3000 129 common/image.c Can't get ramdisk load address
3001 -129 common/image.c Got ramdisk load address
3002
11ccc33f 3003 -130 common/cmd_doc.c Incorrect FIT image format
1372cce2
MB
3004 131 common/cmd_doc.c FIT image format OK
3005
11ccc33f 3006 -140 common/cmd_ide.c Incorrect FIT image format
1372cce2
MB
3007 141 common/cmd_ide.c FIT image format OK
3008
11ccc33f 3009 -150 common/cmd_nand.c Incorrect FIT image format
1372cce2
MB
3010 151 common/cmd_nand.c FIT image format OK
3011
21d29f7f
HS
3012- legacy image format:
3013 CONFIG_IMAGE_FORMAT_LEGACY
3014 enables the legacy image format support in U-Boot.
3015
3016 Default:
3017 enabled if CONFIG_FIT_SIGNATURE is not defined.
3018
3019 CONFIG_DISABLE_IMAGE_LEGACY
3020 disable the legacy image format
3021
3022 This define is introduced, as the legacy image format is
3023 enabled per default for backward compatibility.
3024
d95f6ec7 3025- FIT image support:
9a4f479b
DE
3026 CONFIG_FIT_DISABLE_SHA256
3027 Supporting SHA256 hashes has quite an impact on binary size.
3028 For constrained systems sha256 hash support can be disabled
3029 with this option.
3030
73223f0e
SG
3031 TODO(sjg@chromium.org): Adjust this option to be positive,
3032 and move it to Kconfig
3033
4cf2609b
WD
3034- Standalone program support:
3035 CONFIG_STANDALONE_LOAD_ADDR
3036
6feff899
WD
3037 This option defines a board specific value for the
3038 address where standalone program gets loaded, thus
3039 overwriting the architecture dependent default
4cf2609b
WD
3040 settings.
3041
3042- Frame Buffer Address:
3043 CONFIG_FB_ADDR
3044
3045 Define CONFIG_FB_ADDR if you want to use specific
44a53b57
WD
3046 address for frame buffer. This is typically the case
3047 when using a graphics controller has separate video
3048 memory. U-Boot will then place the frame buffer at
3049 the given address instead of dynamically reserving it
3050 in system RAM by calling lcd_setmem(), which grabs
3051 the memory for the frame buffer depending on the
3052 configured panel size.
4cf2609b
WD
3053
3054 Please see board_init_f function.
3055
cccfc2ab
DZ
3056- Automatic software updates via TFTP server
3057 CONFIG_UPDATE_TFTP
3058 CONFIG_UPDATE_TFTP_CNT_MAX
3059 CONFIG_UPDATE_TFTP_MSEC_MAX
3060
3061 These options enable and control the auto-update feature;
3062 for a more detailed description refer to doc/README.update.
3063
3064- MTD Support (mtdparts command, UBI support)
3065 CONFIG_MTD_DEVICE
3066
3067 Adds the MTD device infrastructure from the Linux kernel.
3068 Needed for mtdparts command support.
3069
3070 CONFIG_MTD_PARTITIONS
3071
3072 Adds the MTD partitioning infrastructure from the Linux
3073 kernel. Needed for UBI support.
3074
70c219cd
JH
3075- UBI support
3076 CONFIG_CMD_UBI
3077
3078 Adds commands for interacting with MTD partitions formatted
3079 with the UBI flash translation layer
3080
3081 Requires also defining CONFIG_RBTREE
3082
147162da
JH
3083 CONFIG_UBI_SILENCE_MSG
3084
3085 Make the verbose messages from UBI stop printing. This leaves
3086 warnings and errors enabled.
3087
ff94bc40
HS
3088
3089 CONFIG_MTD_UBI_WL_THRESHOLD
3090 This parameter defines the maximum difference between the highest
3091 erase counter value and the lowest erase counter value of eraseblocks
3092 of UBI devices. When this threshold is exceeded, UBI starts performing
3093 wear leveling by means of moving data from eraseblock with low erase
3094 counter to eraseblocks with high erase counter.
3095
3096 The default value should be OK for SLC NAND flashes, NOR flashes and
3097 other flashes which have eraseblock life-cycle 100000 or more.
3098 However, in case of MLC NAND flashes which typically have eraseblock
3099 life-cycle less than 10000, the threshold should be lessened (e.g.,
3100 to 128 or 256, although it does not have to be power of 2).
3101
3102 default: 4096
c654b517 3103
ff94bc40
HS
3104 CONFIG_MTD_UBI_BEB_LIMIT
3105 This option specifies the maximum bad physical eraseblocks UBI
3106 expects on the MTD device (per 1024 eraseblocks). If the
3107 underlying flash does not admit of bad eraseblocks (e.g. NOR
3108 flash), this value is ignored.
3109
3110 NAND datasheets often specify the minimum and maximum NVM
3111 (Number of Valid Blocks) for the flashes' endurance lifetime.
3112 The maximum expected bad eraseblocks per 1024 eraseblocks
3113 then can be calculated as "1024 * (1 - MinNVB / MaxNVB)",
3114 which gives 20 for most NANDs (MaxNVB is basically the total
3115 count of eraseblocks on the chip).
3116
3117 To put it differently, if this value is 20, UBI will try to
3118 reserve about 1.9% of physical eraseblocks for bad blocks
3119 handling. And that will be 1.9% of eraseblocks on the entire
3120 NAND chip, not just the MTD partition UBI attaches. This means
3121 that if you have, say, a NAND flash chip admits maximum 40 bad
3122 eraseblocks, and it is split on two MTD partitions of the same
3123 size, UBI will reserve 40 eraseblocks when attaching a
3124 partition.
3125
3126 default: 20
3127
3128 CONFIG_MTD_UBI_FASTMAP
3129 Fastmap is a mechanism which allows attaching an UBI device
3130 in nearly constant time. Instead of scanning the whole MTD device it
3131 only has to locate a checkpoint (called fastmap) on the device.
3132 The on-flash fastmap contains all information needed to attach
3133 the device. Using fastmap makes only sense on large devices where
3134 attaching by scanning takes long. UBI will not automatically install
3135 a fastmap on old images, but you can set the UBI parameter
3136 CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT to 1 if you want so. Please note
3137 that fastmap-enabled images are still usable with UBI implementations
3138 without fastmap support. On typical flash devices the whole fastmap
3139 fits into one PEB. UBI will reserve PEBs to hold two fastmaps.
3140
3141 CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT
3142 Set this parameter to enable fastmap automatically on images
3143 without a fastmap.
3144 default: 0
3145
0195a7bb
HS
3146 CONFIG_MTD_UBI_FM_DEBUG
3147 Enable UBI fastmap debug
3148 default: 0
3149
70c219cd
JH
3150- UBIFS support
3151 CONFIG_CMD_UBIFS
3152
3153 Adds commands for interacting with UBI volumes formatted as
3154 UBIFS. UBIFS is read-only in u-boot.
3155
3156 Requires UBI support as well as CONFIG_LZO
3157
147162da
JH
3158 CONFIG_UBIFS_SILENCE_MSG
3159
3160 Make the verbose messages from UBIFS stop printing. This leaves
3161 warnings and errors enabled.
3162
6a11cf48 3163- SPL framework
04e5ae79
WD
3164 CONFIG_SPL
3165 Enable building of SPL globally.
6a11cf48 3166
95579793
TR
3167 CONFIG_SPL_LDSCRIPT
3168 LDSCRIPT for linking the SPL binary.
3169
6ebc3461
AA
3170 CONFIG_SPL_MAX_FOOTPRINT
3171 Maximum size in memory allocated to the SPL, BSS included.
3172 When defined, the linker checks that the actual memory
3173 used by SPL from _start to __bss_end does not exceed it.
8960af8b 3174 CONFIG_SPL_MAX_FOOTPRINT and CONFIG_SPL_BSS_MAX_SIZE
6ebc3461
AA
3175 must not be both defined at the same time.
3176
95579793 3177 CONFIG_SPL_MAX_SIZE
6ebc3461
AA
3178 Maximum size of the SPL image (text, data, rodata, and
3179 linker lists sections), BSS excluded.
3180 When defined, the linker checks that the actual size does
3181 not exceed it.
95579793 3182
04e5ae79
WD
3183 CONFIG_SPL_TEXT_BASE
3184 TEXT_BASE for linking the SPL binary.
6a11cf48 3185
94a45bb1
SW
3186 CONFIG_SPL_RELOC_TEXT_BASE
3187 Address to relocate to. If unspecified, this is equal to
3188 CONFIG_SPL_TEXT_BASE (i.e. no relocation is done).
3189
95579793
TR
3190 CONFIG_SPL_BSS_START_ADDR
3191 Link address for the BSS within the SPL binary.
3192
3193 CONFIG_SPL_BSS_MAX_SIZE
6ebc3461
AA
3194 Maximum size in memory allocated to the SPL BSS.
3195 When defined, the linker checks that the actual memory used
3196 by SPL from __bss_start to __bss_end does not exceed it.
8960af8b 3197 CONFIG_SPL_MAX_FOOTPRINT and CONFIG_SPL_BSS_MAX_SIZE
6ebc3461 3198 must not be both defined at the same time.
95579793
TR
3199
3200 CONFIG_SPL_STACK
3201 Adress of the start of the stack SPL will use
3202
8c80eb3b
AA
3203 CONFIG_SPL_PANIC_ON_RAW_IMAGE
3204 When defined, SPL will panic() if the image it has
3205 loaded does not have a signature.
3206 Defining this is useful when code which loads images
3207 in SPL cannot guarantee that absolutely all read errors
3208 will be caught.
3209 An example is the LPC32XX MLC NAND driver, which will
3210 consider that a completely unreadable NAND block is bad,
3211 and thus should be skipped silently.
3212
94a45bb1
SW
3213 CONFIG_SPL_RELOC_STACK
3214 Adress of the start of the stack SPL will use after
3215 relocation. If unspecified, this is equal to
3216 CONFIG_SPL_STACK.
3217
95579793
TR
3218 CONFIG_SYS_SPL_MALLOC_START
3219 Starting address of the malloc pool used in SPL.
9ac4fc82
FE
3220 When this option is set the full malloc is used in SPL and
3221 it is set up by spl_init() and before that, the simple malloc()
3222 can be used if CONFIG_SYS_MALLOC_F is defined.
95579793
TR
3223
3224 CONFIG_SYS_SPL_MALLOC_SIZE
3225 The size of the malloc pool used in SPL.
6a11cf48 3226
47f7bcae
TR
3227 CONFIG_SPL_FRAMEWORK
3228 Enable the SPL framework under common/. This framework
3229 supports MMC, NAND and YMODEM loading of U-Boot and NAND
3230 NAND loading of the Linux Kernel.
3231
9607faf2
TR
3232 CONFIG_SPL_OS_BOOT
3233 Enable booting directly to an OS from SPL.
3234 See also: doc/README.falcon
3235
861a86f4
TR
3236 CONFIG_SPL_DISPLAY_PRINT
3237 For ARM, enable an optional function to print more information
3238 about the running system.
3239
4b919725
SW
3240 CONFIG_SPL_INIT_MINIMAL
3241 Arch init code should be built for a very small image
3242
b97300b6
PK
3243 CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION
3244 Partition on the MMC to load U-Boot from when the MMC is being
3245 used in raw mode
3246
2b75b0ad
PK
3247 CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR
3248 Sector to load kernel uImage from when MMC is being
3249 used in raw mode (for Falcon mode)
3250
3251 CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR,
3252 CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS
3253 Sector and number of sectors to load kernel argument
3254 parameters from when MMC is being used in raw mode
3255 (for falcon mode)
3256
e2ccdf89
PK
3257 CONFIG_SYS_MMCSD_FS_BOOT_PARTITION
3258 Partition on the MMC to load U-Boot from when the MMC is being
3259 used in fs mode
3260
fae81c72
GG
3261 CONFIG_SPL_FS_LOAD_PAYLOAD_NAME
3262 Filename to read to load U-Boot when reading from filesystem
3263
3264 CONFIG_SPL_FS_LOAD_KERNEL_NAME
7ad2cc79 3265 Filename to read to load kernel uImage when reading
fae81c72 3266 from filesystem (for Falcon mode)
7ad2cc79 3267
fae81c72 3268 CONFIG_SPL_FS_LOAD_ARGS_NAME
7ad2cc79 3269 Filename to read to load kernel argument parameters
fae81c72 3270 when reading from filesystem (for Falcon mode)
7ad2cc79 3271
06f60ae3
SW
3272 CONFIG_SPL_MPC83XX_WAIT_FOR_NAND
3273 Set this for NAND SPL on PPC mpc83xx targets, so that
3274 start.S waits for the rest of the SPL to load before
3275 continuing (the hardware starts execution after just
3276 loading the first page rather than the full 4K).
3277
651fcf60
PK
3278 CONFIG_SPL_SKIP_RELOCATE
3279 Avoid SPL relocation
3280
6f2f01b9
SW
3281 CONFIG_SPL_NAND_BASE
3282 Include nand_base.c in the SPL. Requires
3283 CONFIG_SPL_NAND_DRIVERS.
3284
3285 CONFIG_SPL_NAND_DRIVERS
3286 SPL uses normal NAND drivers, not minimal drivers.
3287
3288 CONFIG_SPL_NAND_ECC
3289 Include standard software ECC in the SPL
3290
95579793 3291 CONFIG_SPL_NAND_SIMPLE
7d4b7955
SW
3292 Support for NAND boot using simple NAND drivers that
3293 expose the cmd_ctrl() interface.
95579793 3294
6f4e7d3c
TG
3295 CONFIG_SPL_UBI
3296 Support for a lightweight UBI (fastmap) scanner and
3297 loader
3298
0c3117b1
HS
3299 CONFIG_SPL_NAND_RAW_ONLY
3300 Support to boot only raw u-boot.bin images. Use this only
3301 if you need to save space.
3302
7c8eea59
YZ
3303 CONFIG_SPL_COMMON_INIT_DDR
3304 Set for common ddr init with serial presence detect in
3305 SPL binary.
3306
95579793
TR
3307 CONFIG_SYS_NAND_5_ADDR_CYCLE, CONFIG_SYS_NAND_PAGE_COUNT,
3308 CONFIG_SYS_NAND_PAGE_SIZE, CONFIG_SYS_NAND_OOBSIZE,
3309 CONFIG_SYS_NAND_BLOCK_SIZE, CONFIG_SYS_NAND_BAD_BLOCK_POS,
3310 CONFIG_SYS_NAND_ECCPOS, CONFIG_SYS_NAND_ECCSIZE,
3311 CONFIG_SYS_NAND_ECCBYTES
3312 Defines the size and behavior of the NAND that SPL uses
7d4b7955 3313 to read U-Boot
95579793 3314
fbe76ae4
PK
3315 CONFIG_SPL_NAND_BOOT
3316 Add support NAND boot
3317
95579793 3318 CONFIG_SYS_NAND_U_BOOT_OFFS
7d4b7955
SW
3319 Location in NAND to read U-Boot from
3320
3321 CONFIG_SYS_NAND_U_BOOT_DST
3322 Location in memory to load U-Boot to
3323
3324 CONFIG_SYS_NAND_U_BOOT_SIZE
3325 Size of image to load
95579793
TR
3326
3327 CONFIG_SYS_NAND_U_BOOT_START
7d4b7955 3328 Entry point in loaded image to jump to
95579793
TR
3329
3330 CONFIG_SYS_NAND_HW_ECC_OOBFIRST
3331 Define this if you need to first read the OOB and then the
b445bbb4 3332 data. This is used, for example, on davinci platforms.
95579793
TR
3333
3334 CONFIG_SPL_OMAP3_ID_NAND
3335 Support for an OMAP3-specific set of functions to return the
3336 ID and MFR of the first attached NAND chip, if present.
3337
c57b953d
PM
3338 CONFIG_SPL_RAM_DEVICE
3339 Support for running image already present in ram, in SPL binary
6a11cf48 3340
74752baa 3341 CONFIG_SPL_PAD_TO
6113d3f2
BT
3342 Image offset to which the SPL should be padded before appending
3343 the SPL payload. By default, this is defined as
3344 CONFIG_SPL_MAX_SIZE, or 0 if CONFIG_SPL_MAX_SIZE is undefined.
3345 CONFIG_SPL_PAD_TO must be either 0, meaning to append the SPL
3346 payload without any padding, or >= CONFIG_SPL_MAX_SIZE.
74752baa 3347
ca2fca22
SW
3348 CONFIG_SPL_TARGET
3349 Final target image containing SPL and payload. Some SPLs
3350 use an arch-specific makefile fragment instead, for
3351 example if more than one image needs to be produced.
3352
87ebee39
SG
3353 CONFIG_FIT_SPL_PRINT
3354 Printing information about a FIT image adds quite a bit of
3355 code to SPL. So this is normally disabled in SPL. Use this
3356 option to re-enable it. This will affect the output of the
3357 bootm command when booting a FIT image.
3358
3aa29de0
YZ
3359- TPL framework
3360 CONFIG_TPL
3361 Enable building of TPL globally.
3362
3363 CONFIG_TPL_PAD_TO
3364 Image offset to which the TPL should be padded before appending
3365 the TPL payload. By default, this is defined as
93e14596
WD
3366 CONFIG_SPL_MAX_SIZE, or 0 if CONFIG_SPL_MAX_SIZE is undefined.
3367 CONFIG_SPL_PAD_TO must be either 0, meaning to append the SPL
3368 payload without any padding, or >= CONFIG_SPL_MAX_SIZE.
3aa29de0 3369
a8c7c708
WD
3370- Interrupt support (PPC):
3371
d4ca31c4
WD
3372 There are common interrupt_init() and timer_interrupt()
3373 for all PPC archs. interrupt_init() calls interrupt_init_cpu()
11ccc33f 3374 for CPU specific initialization. interrupt_init_cpu()
d4ca31c4 3375 should set decrementer_count to appropriate value. If
11ccc33f 3376 CPU resets decrementer automatically after interrupt
d4ca31c4 3377 (ppc4xx) it should set decrementer_count to zero.
11ccc33f 3378 timer_interrupt() calls timer_interrupt_cpu() for CPU
d4ca31c4
WD
3379 specific handling. If board has watchdog / status_led
3380 / other_activity_monitor it works automatically from
3381 general timer_interrupt().
a8c7c708 3382
c609719b 3383
9660e442
HR
3384Board initialization settings:
3385------------------------------
3386
3387During Initialization u-boot calls a number of board specific functions
3388to allow the preparation of board specific prerequisites, e.g. pin setup
3389before drivers are initialized. To enable these callbacks the
3390following configuration macros have to be defined. Currently this is
3391architecture specific, so please check arch/your_architecture/lib/board.c
3392typically in board_init_f() and board_init_r().
3393
3394- CONFIG_BOARD_EARLY_INIT_F: Call board_early_init_f()
3395- CONFIG_BOARD_EARLY_INIT_R: Call board_early_init_r()
3396- CONFIG_BOARD_LATE_INIT: Call board_late_init()
3397- CONFIG_BOARD_POSTCLK_INIT: Call board_postclk_init()
c609719b 3398
c609719b
WD
3399Configuration Settings:
3400-----------------------
3401
4d1fd7f1
YS
3402- CONFIG_SYS_SUPPORT_64BIT_DATA: Defined automatically if compiled as 64-bit.
3403 Optionally it can be defined to support 64-bit memory commands.
3404
6d0f6bcf 3405- CONFIG_SYS_LONGHELP: Defined when you want long help messages included;
c609719b
WD
3406 undefine this when you're short of memory.
3407
2fb2604d
PT
3408- CONFIG_SYS_HELP_CMD_WIDTH: Defined when you want to override the default
3409 width of the commands listed in the 'help' command output.
3410
6d0f6bcf 3411- CONFIG_SYS_PROMPT: This is what U-Boot prints on the console to
c609719b
WD
3412 prompt for user input.
3413
6d0f6bcf 3414- CONFIG_SYS_CBSIZE: Buffer size for input from the Console
c609719b 3415
6d0f6bcf 3416- CONFIG_SYS_PBSIZE: Buffer size for Console output
c609719b 3417
6d0f6bcf 3418- CONFIG_SYS_MAXARGS: max. Number of arguments accepted for monitor commands
c609719b 3419
6d0f6bcf 3420- CONFIG_SYS_BARGSIZE: Buffer size for Boot Arguments which are passed to
c609719b
WD
3421 the application (usually a Linux kernel) when it is
3422 booted
3423
6d0f6bcf 3424- CONFIG_SYS_BAUDRATE_TABLE:
c609719b
WD
3425 List of legal baudrate settings for this board.
3426
6d0f6bcf 3427- CONFIG_SYS_MEMTEST_START, CONFIG_SYS_MEMTEST_END:
c609719b
WD
3428 Begin and End addresses of the area used by the
3429 simple memory test.
3430
6d0f6bcf 3431- CONFIG_SYS_ALT_MEMTEST:
8bde7f77 3432 Enable an alternate, more extensive memory test.
c609719b 3433
6d0f6bcf 3434- CONFIG_SYS_MEMTEST_SCRATCH:
5f535fe1
WD
3435 Scratch address used by the alternate memory test
3436 You only need to set this if address zero isn't writeable
3437
e8149522 3438- CONFIG_SYS_MEM_RESERVE_SECURE
e61a7534 3439 Only implemented for ARMv8 for now.
e8149522
YS
3440 If defined, the size of CONFIG_SYS_MEM_RESERVE_SECURE memory
3441 is substracted from total RAM and won't be reported to OS.
3442 This memory can be used as secure memory. A variable
e61a7534 3443 gd->arch.secure_ram is used to track the location. In systems
e8149522
YS
3444 the RAM base is not zero, or RAM is divided into banks,
3445 this variable needs to be recalcuated to get the address.
3446
aabd7ddb 3447- CONFIG_SYS_MEM_TOP_HIDE:
6d0f6bcf 3448 If CONFIG_SYS_MEM_TOP_HIDE is defined in the board config header,
14f73ca6 3449 this specified memory area will get subtracted from the top
11ccc33f 3450 (end) of RAM and won't get "touched" at all by U-Boot. By
14f73ca6
SR
3451 fixing up gd->ram_size the Linux kernel should gets passed
3452 the now "corrected" memory size and won't touch it either.
3453 This should work for arch/ppc and arch/powerpc. Only Linux
5e12e75d 3454 board ports in arch/powerpc with bootwrapper support that
14f73ca6 3455 recalculate the memory size from the SDRAM controller setup
5e12e75d 3456 will have to get fixed in Linux additionally.
14f73ca6
SR
3457
3458 This option can be used as a workaround for the 440EPx/GRx
3459 CHIP 11 errata where the last 256 bytes in SDRAM shouldn't
3460 be touched.
3461
3462 WARNING: Please make sure that this value is a multiple of
3463 the Linux page size (normally 4k). If this is not the case,
3464 then the end address of the Linux memory will be located at a
3465 non page size aligned address and this could cause major
3466 problems.
3467
6d0f6bcf 3468- CONFIG_SYS_LOADS_BAUD_CHANGE:
c609719b
WD
3469 Enable temporary baudrate change while serial download
3470
6d0f6bcf 3471- CONFIG_SYS_SDRAM_BASE:
c609719b
WD
3472 Physical start address of SDRAM. _Must_ be 0 here.
3473
6d0f6bcf 3474- CONFIG_SYS_FLASH_BASE:
c609719b
WD
3475 Physical start address of Flash memory.
3476
6d0f6bcf 3477- CONFIG_SYS_MONITOR_BASE:
c609719b
WD
3478 Physical start address of boot monitor code (set by
3479 make config files to be same as the text base address
14d0a02a 3480 (CONFIG_SYS_TEXT_BASE) used when linking) - same as
6d0f6bcf 3481 CONFIG_SYS_FLASH_BASE when booting from flash.
c609719b 3482
6d0f6bcf 3483- CONFIG_SYS_MONITOR_LEN:
8bde7f77
WD
3484 Size of memory reserved for monitor code, used to
3485 determine _at_compile_time_ (!) if the environment is
3486 embedded within the U-Boot image, or in a separate
3487 flash sector.
c609719b 3488
6d0f6bcf 3489- CONFIG_SYS_MALLOC_LEN:
c609719b
WD
3490 Size of DRAM reserved for malloc() use.
3491
d59476b6
SG
3492- CONFIG_SYS_MALLOC_F_LEN
3493 Size of the malloc() pool for use before relocation. If
3494 this is defined, then a very simple malloc() implementation
3495 will become available before relocation. The address is just
3496 below the global data, and the stack is moved down to make
3497 space.
3498
3499 This feature allocates regions with increasing addresses
3500 within the region. calloc() is supported, but realloc()
3501 is not available. free() is supported but does nothing.
b445bbb4 3502 The memory will be freed (or in fact just forgotten) when
d59476b6
SG
3503 U-Boot relocates itself.
3504
38687ae6
SG
3505- CONFIG_SYS_MALLOC_SIMPLE
3506 Provides a simple and small malloc() and calloc() for those
3507 boards which do not use the full malloc in SPL (which is
3508 enabled with CONFIG_SYS_SPL_MALLOC_START).
3509
1dfdd9ba
TR
3510- CONFIG_SYS_NONCACHED_MEMORY:
3511 Size of non-cached memory area. This area of memory will be
3512 typically located right below the malloc() area and mapped
3513 uncached in the MMU. This is useful for drivers that would
3514 otherwise require a lot of explicit cache maintenance. For
3515 some drivers it's also impossible to properly maintain the
3516 cache. For example if the regions that need to be flushed
3517 are not a multiple of the cache-line size, *and* padding
3518 cannot be allocated between the regions to align them (i.e.
3519 if the HW requires a contiguous array of regions, and the
3520 size of each region is not cache-aligned), then a flush of
3521 one region may result in overwriting data that hardware has
3522 written to another region in the same cache-line. This can
3523 happen for example in network drivers where descriptors for
3524 buffers are typically smaller than the CPU cache-line (e.g.
3525 16 bytes vs. 32 or 64 bytes).
3526
3527 Non-cached memory is only supported on 32-bit ARM at present.
3528
6d0f6bcf 3529- CONFIG_SYS_BOOTM_LEN:
15940c9a
SR
3530 Normally compressed uImages are limited to an
3531 uncompressed size of 8 MBytes. If this is not enough,
6d0f6bcf 3532 you can define CONFIG_SYS_BOOTM_LEN in your board config file
15940c9a
SR
3533 to adjust this setting to your needs.
3534
6d0f6bcf 3535- CONFIG_SYS_BOOTMAPSZ:
c609719b
WD
3536 Maximum size of memory mapped by the startup code of
3537 the Linux kernel; all data that must be processed by
7d721e34
BS
3538 the Linux kernel (bd_info, boot arguments, FDT blob if
3539 used) must be put below this limit, unless "bootm_low"
1bce2aeb 3540 environment variable is defined and non-zero. In such case
7d721e34 3541 all data for the Linux kernel must be between "bootm_low"
c0f40859 3542 and "bootm_low" + CONFIG_SYS_BOOTMAPSZ. The environment
c3624e6e
GL
3543 variable "bootm_mapsize" will override the value of
3544 CONFIG_SYS_BOOTMAPSZ. If CONFIG_SYS_BOOTMAPSZ is undefined,
3545 then the value in "bootm_size" will be used instead.
c609719b 3546
fca43cc8
JR
3547- CONFIG_SYS_BOOT_RAMDISK_HIGH:
3548 Enable initrd_high functionality. If defined then the
3549 initrd_high feature is enabled and the bootm ramdisk subcommand
3550 is enabled.
3551
3552- CONFIG_SYS_BOOT_GET_CMDLINE:
3553 Enables allocating and saving kernel cmdline in space between
3554 "bootm_low" and "bootm_low" + BOOTMAPSZ.
3555
3556- CONFIG_SYS_BOOT_GET_KBD:
3557 Enables allocating and saving a kernel copy of the bd_info in
3558 space between "bootm_low" and "bootm_low" + BOOTMAPSZ.
3559
6d0f6bcf 3560- CONFIG_SYS_MAX_FLASH_BANKS:
c609719b
WD
3561 Max number of Flash memory banks
3562
6d0f6bcf 3563- CONFIG_SYS_MAX_FLASH_SECT:
c609719b
WD
3564 Max number of sectors on a Flash chip
3565
6d0f6bcf 3566- CONFIG_SYS_FLASH_ERASE_TOUT:
c609719b
WD
3567 Timeout for Flash erase operations (in ms)
3568
6d0f6bcf 3569- CONFIG_SYS_FLASH_WRITE_TOUT:
c609719b
WD
3570 Timeout for Flash write operations (in ms)
3571
6d0f6bcf 3572- CONFIG_SYS_FLASH_LOCK_TOUT
8564acf9
WD
3573 Timeout for Flash set sector lock bit operation (in ms)
3574
6d0f6bcf 3575- CONFIG_SYS_FLASH_UNLOCK_TOUT
8564acf9
WD
3576 Timeout for Flash clear lock bits operation (in ms)
3577
6d0f6bcf 3578- CONFIG_SYS_FLASH_PROTECTION
8564acf9
WD
3579 If defined, hardware flash sectors protection is used
3580 instead of U-Boot software protection.
3581
6d0f6bcf 3582- CONFIG_SYS_DIRECT_FLASH_TFTP:
c609719b
WD
3583
3584 Enable TFTP transfers directly to flash memory;
3585 without this option such a download has to be
3586 performed in two steps: (1) download to RAM, and (2)
3587 copy from RAM to flash.
3588
3589 The two-step approach is usually more reliable, since
3590 you can check if the download worked before you erase
11ccc33f
MZ
3591 the flash, but in some situations (when system RAM is
3592 too limited to allow for a temporary copy of the
c609719b
WD
3593 downloaded image) this option may be very useful.
3594
6d0f6bcf 3595- CONFIG_SYS_FLASH_CFI:
43d9616c 3596 Define if the flash driver uses extra elements in the
5653fc33
WD
3597 common flash structure for storing flash geometry.
3598
00b1883a 3599- CONFIG_FLASH_CFI_DRIVER
5653fc33
WD
3600 This option also enables the building of the cfi_flash driver
3601 in the drivers directory
c609719b 3602
91809ed5
PZ
3603- CONFIG_FLASH_CFI_MTD
3604 This option enables the building of the cfi_mtd driver
3605 in the drivers directory. The driver exports CFI flash
3606 to the MTD layer.
3607
6d0f6bcf 3608- CONFIG_SYS_FLASH_USE_BUFFER_WRITE
96ef831f
GL
3609 Use buffered writes to flash.
3610
3611- CONFIG_FLASH_SPANSION_S29WS_N
3612 s29ws-n MirrorBit flash has non-standard addresses for buffered
3613 write commands.
3614
6d0f6bcf 3615- CONFIG_SYS_FLASH_QUIET_TEST
5568e613
SR
3616 If this option is defined, the common CFI flash doesn't
3617 print it's warning upon not recognized FLASH banks. This
3618 is useful, if some of the configured banks are only
3619 optionally available.
3620
9a042e9c
JVB
3621- CONFIG_FLASH_SHOW_PROGRESS
3622 If defined (must be an integer), print out countdown
3623 digits and dots. Recommended value: 45 (9..1) for 80
3624 column displays, 15 (3..1) for 40 column displays.
3625
352ef3f1
SR
3626- CONFIG_FLASH_VERIFY
3627 If defined, the content of the flash (destination) is compared
3628 against the source after the write operation. An error message
3629 will be printed when the contents are not identical.
3630 Please note that this option is useless in nearly all cases,
3631 since such flash programming errors usually are detected earlier
3632 while unprotecting/erasing/programming. Please only enable
3633 this option if you really know what you are doing.
3634
6d0f6bcf 3635- CONFIG_SYS_RX_ETH_BUFFER:
11ccc33f
MZ
3636 Defines the number of Ethernet receive buffers. On some
3637 Ethernet controllers it is recommended to set this value
53cf9435
SR
3638 to 8 or even higher (EEPRO100 or 405 EMAC), since all
3639 buffers can be full shortly after enabling the interface
11ccc33f 3640 on high Ethernet traffic.
53cf9435
SR
3641 Defaults to 4 if not defined.
3642
ea882baf
WD
3643- CONFIG_ENV_MAX_ENTRIES
3644
071bc923
WD
3645 Maximum number of entries in the hash table that is used
3646 internally to store the environment settings. The default
3647 setting is supposed to be generous and should work in most
3648 cases. This setting can be used to tune behaviour; see
3649 lib/hashtable.c for details.
ea882baf 3650
2598090b
JH
3651- CONFIG_ENV_FLAGS_LIST_DEFAULT
3652- CONFIG_ENV_FLAGS_LIST_STATIC
1bce2aeb 3653 Enable validation of the values given to environment variables when
2598090b
JH
3654 calling env set. Variables can be restricted to only decimal,
3655 hexadecimal, or boolean. If CONFIG_CMD_NET is also defined,
3656 the variables can also be restricted to IP address or MAC address.
3657
3658 The format of the list is:
3659 type_attribute = [s|d|x|b|i|m]
b445bbb4
JM
3660 access_attribute = [a|r|o|c]
3661 attributes = type_attribute[access_attribute]
2598090b
JH
3662 entry = variable_name[:attributes]
3663 list = entry[,list]
3664
3665 The type attributes are:
3666 s - String (default)
3667 d - Decimal
3668 x - Hexadecimal
3669 b - Boolean ([1yYtT|0nNfF])
3670 i - IP address
3671 m - MAC address
3672
267541f7
JH
3673 The access attributes are:
3674 a - Any (default)
3675 r - Read-only
3676 o - Write-once
3677 c - Change-default
3678
2598090b
JH
3679 - CONFIG_ENV_FLAGS_LIST_DEFAULT
3680 Define this to a list (string) to define the ".flags"
b445bbb4 3681 environment variable in the default or embedded environment.
2598090b
JH
3682
3683 - CONFIG_ENV_FLAGS_LIST_STATIC
3684 Define this to a list (string) to define validation that
3685 should be done if an entry is not found in the ".flags"
3686 environment variable. To override a setting in the static
3687 list, simply add an entry for the same variable name to the
3688 ".flags" variable.
3689
bdf1fe4e
JH
3690 If CONFIG_REGEX is defined, the variable_name above is evaluated as a
3691 regular expression. This allows multiple variables to define the same
3692 flags without explicitly listing them for each variable.
3693
267541f7
JH
3694- CONFIG_ENV_ACCESS_IGNORE_FORCE
3695 If defined, don't allow the -f switch to env set override variable
3696 access flags.
3697
0b1b60c7
LV
3698- CONFIG_OMAP_PLATFORM_RESET_TIME_MAX_USEC (OMAP only)
3699 This is set by OMAP boards for the max time that reset should
3700 be asserted. See doc/README.omap-reset-time for details on how
b445bbb4 3701 the value can be calculated on a given board.
632efa74 3702
0d296cc2
GB
3703- CONFIG_USE_STDINT
3704 If stdint.h is available with your toolchain you can define this
3705 option to enable it. You can provide option 'USE_STDINT=1' when
3706 building U-Boot to enable this.
3707
c609719b
WD
3708The following definitions that deal with the placement and management
3709of environment data (variable area); in general, we support the
3710following configurations:
3711
c3eb3fe4
MF
3712- CONFIG_BUILD_ENVCRC:
3713
3714 Builds up envcrc with the target environment so that external utils
3715 may easily extract it and embed it in final U-Boot images.
3716
5a1aceb0 3717- CONFIG_ENV_IS_IN_FLASH:
c609719b
WD
3718
3719 Define this if the environment is in flash memory.
3720
3721 a) The environment occupies one whole flash sector, which is
3722 "embedded" in the text segment with the U-Boot code. This
3723 happens usually with "bottom boot sector" or "top boot
3724 sector" type flash chips, which have several smaller
3725 sectors at the start or the end. For instance, such a
3726 layout can have sector sizes of 8, 2x4, 16, Nx32 kB. In
3727 such a case you would place the environment in one of the
3728 4 kB sectors - with U-Boot code before and after it. With
3729 "top boot sector" type flash chips, you would put the
3730 environment in one of the last sectors, leaving a gap
3731 between U-Boot and the environment.
3732
0e8d1586 3733 - CONFIG_ENV_OFFSET:
c609719b
WD
3734
3735 Offset of environment data (variable area) to the
3736 beginning of flash memory; for instance, with bottom boot
3737 type flash chips the second sector can be used: the offset
3738 for this sector is given here.
3739
6d0f6bcf 3740 CONFIG_ENV_OFFSET is used relative to CONFIG_SYS_FLASH_BASE.
c609719b 3741
0e8d1586 3742 - CONFIG_ENV_ADDR:
c609719b
WD
3743
3744 This is just another way to specify the start address of
3745 the flash sector containing the environment (instead of
0e8d1586 3746 CONFIG_ENV_OFFSET).
c609719b 3747
0e8d1586 3748 - CONFIG_ENV_SECT_SIZE:
c609719b
WD
3749
3750 Size of the sector containing the environment.
3751
3752
3753 b) Sometimes flash chips have few, equal sized, BIG sectors.
3754 In such a case you don't want to spend a whole sector for
3755 the environment.
3756
0e8d1586 3757 - CONFIG_ENV_SIZE:
c609719b 3758
5a1aceb0 3759 If you use this in combination with CONFIG_ENV_IS_IN_FLASH
0e8d1586 3760 and CONFIG_ENV_SECT_SIZE, you can specify to use only a part
c609719b
WD
3761 of this flash sector for the environment. This saves
3762 memory for the RAM copy of the environment.
3763
3764 It may also save flash memory if you decide to use this
3765 when your environment is "embedded" within U-Boot code,
3766 since then the remainder of the flash sector could be used
3767 for U-Boot code. It should be pointed out that this is
3768 STRONGLY DISCOURAGED from a robustness point of view:
3769 updating the environment in flash makes it always
3770 necessary to erase the WHOLE sector. If something goes
3771 wrong before the contents has been restored from a copy in
3772 RAM, your target system will be dead.
3773
0e8d1586
JCPV
3774 - CONFIG_ENV_ADDR_REDUND
3775 CONFIG_ENV_SIZE_REDUND
c609719b 3776
43d9616c 3777 These settings describe a second storage area used to hold
11ccc33f 3778 a redundant copy of the environment data, so that there is
3e38691e 3779 a valid backup copy in case there is a power failure during
43d9616c 3780 a "saveenv" operation.
c609719b
WD
3781
3782BE CAREFUL! Any changes to the flash layout, and some changes to the
3783source code will make it necessary to adapt <board>/u-boot.lds*
3784accordingly!
3785
3786
9314cee6 3787- CONFIG_ENV_IS_IN_NVRAM:
c609719b
WD
3788
3789 Define this if you have some non-volatile memory device
3790 (NVRAM, battery buffered SRAM) which you want to use for the
3791 environment.
3792
0e8d1586
JCPV
3793 - CONFIG_ENV_ADDR:
3794 - CONFIG_ENV_SIZE:
c609719b 3795
11ccc33f 3796 These two #defines are used to determine the memory area you
c609719b
WD
3797 want to use for environment. It is assumed that this memory
3798 can just be read and written to, without any special
3799 provision.
3800
3801BE CAREFUL! The first access to the environment happens quite early
b445bbb4 3802in U-Boot initialization (when we try to get the setting of for the
11ccc33f 3803console baudrate). You *MUST* have mapped your NVRAM area then, or
c609719b
WD
3804U-Boot will hang.
3805
3806Please note that even with NVRAM we still use a copy of the
3807environment in RAM: we could work on NVRAM directly, but we want to
3808keep settings there always unmodified except somebody uses "saveenv"
3809to save the current settings.
3810
3811
bb1f8b4f 3812- CONFIG_ENV_IS_IN_EEPROM:
c609719b
WD
3813
3814 Use this if you have an EEPROM or similar serial access
3815 device and a driver for it.
3816
0e8d1586
JCPV
3817 - CONFIG_ENV_OFFSET:
3818 - CONFIG_ENV_SIZE:
c609719b
WD
3819
3820 These two #defines specify the offset and size of the
3821 environment area within the total memory of your EEPROM.
3822
6d0f6bcf 3823 - CONFIG_SYS_I2C_EEPROM_ADDR:
c609719b
WD
3824 If defined, specified the chip address of the EEPROM device.
3825 The default address is zero.
3826
189d257b
CG
3827 - CONFIG_SYS_I2C_EEPROM_BUS:
3828 If defined, specified the i2c bus of the EEPROM device.
3829
6d0f6bcf 3830 - CONFIG_SYS_EEPROM_PAGE_WRITE_BITS:
c609719b
WD
3831 If defined, the number of bits used to address bytes in a
3832 single page in the EEPROM device. A 64 byte page, for example
3833 would require six bits.
3834
6d0f6bcf 3835 - CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS:
c609719b 3836 If defined, the number of milliseconds to delay between
ba56f625 3837 page writes. The default is zero milliseconds.
c609719b 3838
6d0f6bcf 3839 - CONFIG_SYS_I2C_EEPROM_ADDR_LEN:
c609719b
WD
3840 The length in bytes of the EEPROM memory array address. Note
3841 that this is NOT the chip address length!
3842
6d0f6bcf 3843 - CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW:
5cf91d6b
WD
3844 EEPROM chips that implement "address overflow" are ones
3845 like Catalyst 24WC04/08/16 which has 9/10/11 bits of
3846 address and the extra bits end up in the "chip address" bit
3847 slots. This makes a 24WC08 (1Kbyte) chip look like four 256
3848 byte chips.
3849
3850 Note that we consider the length of the address field to
3851 still be one byte because the extra address bits are hidden
3852 in the chip address.
3853
6d0f6bcf 3854 - CONFIG_SYS_EEPROM_SIZE:
c609719b
WD
3855 The size in bytes of the EEPROM device.
3856
548738b4
HS
3857 - CONFIG_ENV_EEPROM_IS_ON_I2C
3858 define this, if you have I2C and SPI activated, and your
3859 EEPROM, which holds the environment, is on the I2C bus.
3860
3861 - CONFIG_I2C_ENV_EEPROM_BUS
3862 if you have an Environment on an EEPROM reached over
3863 I2C muxes, you can define here, how to reach this
3864 EEPROM. For example:
3865
ea818dbb 3866 #define CONFIG_I2C_ENV_EEPROM_BUS 1
548738b4
HS
3867
3868 EEPROM which holds the environment, is reached over
3869 a pca9547 i2c mux with address 0x70, channel 3.
c609719b 3870
057c849c 3871- CONFIG_ENV_IS_IN_DATAFLASH:
5779d8d9 3872
d4ca31c4 3873 Define this if you have a DataFlash memory device which you
5779d8d9
WD
3874 want to use for the environment.
3875
0e8d1586
JCPV
3876 - CONFIG_ENV_OFFSET:
3877 - CONFIG_ENV_ADDR:
3878 - CONFIG_ENV_SIZE:
5779d8d9
WD
3879
3880 These three #defines specify the offset and size of the
3881 environment area within the total memory of your DataFlash placed
3882 at the specified address.
3883
bd83b592
WJ
3884- CONFIG_ENV_IS_IN_SPI_FLASH:
3885
3886 Define this if you have a SPI Flash memory device which you
3887 want to use for the environment.
3888
3889 - CONFIG_ENV_OFFSET:
3890 - CONFIG_ENV_SIZE:
3891
3892 These two #defines specify the offset and size of the
3893 environment area within the SPI Flash. CONFIG_ENV_OFFSET must be
3894 aligned to an erase sector boundary.
3895
3896 - CONFIG_ENV_SECT_SIZE:
3897
3898 Define the SPI flash's sector size.
3899
3900 - CONFIG_ENV_OFFSET_REDUND (optional):
3901
3902 This setting describes a second storage area of CONFIG_ENV_SIZE
3903 size used to hold a redundant copy of the environment data, so
3904 that there is a valid backup copy in case there is a power failure
9dd05fb8 3905 during a "saveenv" operation. CONFIG_ENV_OFFSET_REDUND must be
bd83b592
WJ
3906 aligned to an erase sector boundary.
3907
3908 - CONFIG_ENV_SPI_BUS (optional):
3909 - CONFIG_ENV_SPI_CS (optional):
3910
3911 Define the SPI bus and chip select. If not defined they will be 0.
3912
3913 - CONFIG_ENV_SPI_MAX_HZ (optional):
3914
3915 Define the SPI max work clock. If not defined then use 1MHz.
3916
3917 - CONFIG_ENV_SPI_MODE (optional):
3918
3919 Define the SPI work mode. If not defined then use SPI_MODE_3.
3920
0a85a9e7
LG
3921- CONFIG_ENV_IS_IN_REMOTE:
3922
3923 Define this if you have a remote memory space which you
3924 want to use for the local device's environment.
3925
3926 - CONFIG_ENV_ADDR:
3927 - CONFIG_ENV_SIZE:
3928
3929 These two #defines specify the address and size of the
3930 environment area within the remote memory space. The
3931 local device can get the environment from remote memory
fc54c7fa 3932 space by SRIO or PCIE links.
0a85a9e7
LG
3933
3934BE CAREFUL! For some special cases, the local device can not use
3935"saveenv" command. For example, the local device will get the
fc54c7fa
LG
3936environment stored in a remote NOR flash by SRIO or PCIE link,
3937but it can not erase, write this NOR flash by SRIO or PCIE interface.
0a85a9e7 3938
51bfee19 3939- CONFIG_ENV_IS_IN_NAND:
13a5695b
WD
3940
3941 Define this if you have a NAND device which you want to use
3942 for the environment.
3943
0e8d1586
JCPV
3944 - CONFIG_ENV_OFFSET:
3945 - CONFIG_ENV_SIZE:
13a5695b
WD
3946
3947 These two #defines specify the offset and size of the environment
fdd813de
SW
3948 area within the first NAND device. CONFIG_ENV_OFFSET must be
3949 aligned to an erase block boundary.
5779d8d9 3950
fdd813de 3951 - CONFIG_ENV_OFFSET_REDUND (optional):
e443c944 3952
0e8d1586 3953 This setting describes a second storage area of CONFIG_ENV_SIZE
fdd813de
SW
3954 size used to hold a redundant copy of the environment data, so
3955 that there is a valid backup copy in case there is a power failure
9dd05fb8 3956 during a "saveenv" operation. CONFIG_ENV_OFFSET_REDUND must be
fdd813de
SW
3957 aligned to an erase block boundary.
3958
3959 - CONFIG_ENV_RANGE (optional):
3960
3961 Specifies the length of the region in which the environment
3962 can be written. This should be a multiple of the NAND device's
3963 block size. Specifying a range with more erase blocks than
3964 are needed to hold CONFIG_ENV_SIZE allows bad blocks within
3965 the range to be avoided.
3966
3967 - CONFIG_ENV_OFFSET_OOB (optional):
3968
3969 Enables support for dynamically retrieving the offset of the
3970 environment from block zero's out-of-band data. The
3971 "nand env.oob" command can be used to record this offset.
3972 Currently, CONFIG_ENV_OFFSET_REDUND is not supported when
3973 using CONFIG_ENV_OFFSET_OOB.
e443c944 3974
b74ab737
GL
3975- CONFIG_NAND_ENV_DST
3976
3977 Defines address in RAM to which the nand_spl code should copy the
3978 environment. If redundant environment is used, it will be copied to
3979 CONFIG_NAND_ENV_DST + CONFIG_ENV_SIZE.
3980
2b74433f
JH
3981- CONFIG_ENV_IS_IN_UBI:
3982
3983 Define this if you have an UBI volume that you want to use for the
3984 environment. This has the benefit of wear-leveling the environment
3985 accesses, which is important on NAND.
3986
3987 - CONFIG_ENV_UBI_PART:
3988
3989 Define this to a string that is the mtd partition containing the UBI.
3990
3991 - CONFIG_ENV_UBI_VOLUME:
3992
3993 Define this to the name of the volume that you want to store the
3994 environment in.
3995
785881f7
JH
3996 - CONFIG_ENV_UBI_VOLUME_REDUND:
3997
3998 Define this to the name of another volume to store a second copy of
3999 the environment in. This will enable redundant environments in UBI.
4000 It is assumed that both volumes are in the same MTD partition.
4001
2b74433f
JH
4002 - CONFIG_UBI_SILENCE_MSG
4003 - CONFIG_UBIFS_SILENCE_MSG
4004
4005 You will probably want to define these to avoid a really noisy system
4006 when storing the env in UBI.
4007
d1db76f1
WJ
4008- CONFIG_ENV_IS_IN_FAT:
4009 Define this if you want to use the FAT file system for the environment.
4010
4011 - FAT_ENV_INTERFACE:
4012
4013 Define this to a string that is the name of the block device.
4014
41987784 4015 - FAT_ENV_DEVICE_AND_PART:
d1db76f1
WJ
4016
4017 Define this to a string to specify the partition of the device. It can
4018 be as following:
4019
4020 "D:P", "D:0", "D", "D:" or "D:auto" (D, P are integers. And P >= 1)
4021 - "D:P": device D partition P. Error occurs if device D has no
4022 partition table.
4023 - "D:0": device D.
4024 - "D" or "D:": device D partition 1 if device D has partition
4025 table, or the whole device D if has no partition
4026 table.
4027 - "D:auto": first partition in device D with bootable flag set.
b445bbb4 4028 If none, first valid partition in device D. If no
d1db76f1
WJ
4029 partition table then means device D.
4030
4031 - FAT_ENV_FILE:
4032
4033 It's a string of the FAT file name. This file use to store the
b445bbb4 4034 environment.
d1db76f1
WJ
4035
4036 - CONFIG_FAT_WRITE:
b445bbb4 4037 This should be defined. Otherwise it cannot save the environment file.
d1db76f1 4038
06e4ae5f
SW
4039- CONFIG_ENV_IS_IN_MMC:
4040
4041 Define this if you have an MMC device which you want to use for the
4042 environment.
4043
4044 - CONFIG_SYS_MMC_ENV_DEV:
4045
4046 Specifies which MMC device the environment is stored in.
4047
4048 - CONFIG_SYS_MMC_ENV_PART (optional):
4049
4050 Specifies which MMC partition the environment is stored in. If not
4051 set, defaults to partition 0, the user area. Common values might be
4052 1 (first MMC boot partition), 2 (second MMC boot partition).
4053
4054 - CONFIG_ENV_OFFSET:
4055 - CONFIG_ENV_SIZE:
4056
4057 These two #defines specify the offset and size of the environment
4058 area within the specified MMC device.
4059
5c088ee8
SW
4060 If offset is positive (the usual case), it is treated as relative to
4061 the start of the MMC partition. If offset is negative, it is treated
4062 as relative to the end of the MMC partition. This can be useful if
4063 your board may be fitted with different MMC devices, which have
4064 different sizes for the MMC partitions, and you always want the
4065 environment placed at the very end of the partition, to leave the
4066 maximum possible space before it, to store other data.
4067
06e4ae5f
SW
4068 These two values are in units of bytes, but must be aligned to an
4069 MMC sector boundary.
4070
4071 - CONFIG_ENV_OFFSET_REDUND (optional):
4072
4073 Specifies a second storage area, of CONFIG_ENV_SIZE size, used to
4074 hold a redundant copy of the environment data. This provides a
4075 valid backup copy in case the other copy is corrupted, e.g. due
4076 to a power failure during a "saveenv" operation.
4077
5c088ee8
SW
4078 This value may also be positive or negative; this is handled in the
4079 same way as CONFIG_ENV_OFFSET.
4080
06e4ae5f
SW
4081 This value is also in units of bytes, but must also be aligned to
4082 an MMC sector boundary.
4083
4084 - CONFIG_ENV_SIZE_REDUND (optional):
4085
4086 This value need not be set, even when CONFIG_ENV_OFFSET_REDUND is
4087 set. If this value is set, it must be set to the same value as
4088 CONFIG_ENV_SIZE.
4089
6d0f6bcf 4090- CONFIG_SYS_SPI_INIT_OFFSET
c609719b
WD
4091
4092 Defines offset to the initial SPI buffer area in DPRAM. The
4093 area is used at an early stage (ROM part) if the environment
4094 is configured to reside in the SPI EEPROM: We need a 520 byte
4095 scratch DPRAM area. It is used between the two initialization
4096 calls (spi_init_f() and spi_init_r()). A value of 0xB00 seems
4097 to be a good choice since it makes it far enough from the
4098 start of the data area as well as from the stack pointer.
4099
e881cb56 4100Please note that the environment is read-only until the monitor
c609719b 4101has been relocated to RAM and a RAM copy of the environment has been
cdb74977 4102created; also, when using EEPROM you will have to use getenv_f()
c609719b
WD
4103until then to read environment variables.
4104
85ec0bcc
WD
4105The environment is protected by a CRC32 checksum. Before the monitor
4106is relocated into RAM, as a result of a bad CRC you will be working
4107with the compiled-in default environment - *silently*!!! [This is
4108necessary, because the first environment variable we need is the
4109"baudrate" setting for the console - if we have a bad CRC, we don't
4110have any device yet where we could complain.]
c609719b
WD
4111
4112Note: once the monitor has been relocated, then it will complain if
4113the default environment is used; a new CRC is computed as soon as you
85ec0bcc 4114use the "saveenv" command to store a valid environment.
c609719b 4115
6d0f6bcf 4116- CONFIG_SYS_FAULT_ECHO_LINK_DOWN:
42d1f039 4117 Echo the inverted Ethernet link state to the fault LED.
fc3e2165 4118
6d0f6bcf 4119 Note: If this option is active, then CONFIG_SYS_FAULT_MII_ADDR
fc3e2165
WD
4120 also needs to be defined.
4121
6d0f6bcf 4122- CONFIG_SYS_FAULT_MII_ADDR:
42d1f039 4123 MII address of the PHY to check for the Ethernet link state.
c609719b 4124
f5675aa5
RM
4125- CONFIG_NS16550_MIN_FUNCTIONS:
4126 Define this if you desire to only have use of the NS16550_init
4127 and NS16550_putc functions for the serial driver located at
4128 drivers/serial/ns16550.c. This option is useful for saving
4129 space for already greatly restricted images, including but not
4130 limited to NAND_SPL configurations.
4131
b2b92f53
SG
4132- CONFIG_DISPLAY_BOARDINFO
4133 Display information about the board that U-Boot is running on
4134 when U-Boot starts up. The board function checkboard() is called
4135 to do this.
4136
e2e3e2b1
SG
4137- CONFIG_DISPLAY_BOARDINFO_LATE
4138 Similar to the previous option, but display this information
4139 later, once stdio is running and output goes to the LCD, if
4140 present.
4141
feb85801
SS
4142- CONFIG_BOARD_SIZE_LIMIT:
4143 Maximum size of the U-Boot image. When defined, the
4144 build system checks that the actual size does not
4145 exceed it.
4146
c609719b 4147Low Level (hardware related) configuration options:
dc7c9a1a 4148---------------------------------------------------
c609719b 4149
6d0f6bcf 4150- CONFIG_SYS_CACHELINE_SIZE:
c609719b
WD
4151 Cache Line Size of the CPU.
4152
6d0f6bcf 4153- CONFIG_SYS_DEFAULT_IMMR:
c609719b 4154 Default address of the IMMR after system reset.
2535d602 4155
42d1f039
WD
4156 Needed on some 8260 systems (MPC8260ADS, PQ2FADS-ZU,
4157 and RPXsuper) to be able to adjust the position of
4158 the IMMR register after a reset.
c609719b 4159
e46fedfe
TT
4160- CONFIG_SYS_CCSRBAR_DEFAULT:
4161 Default (power-on reset) physical address of CCSR on Freescale
4162 PowerPC SOCs.
4163
4164- CONFIG_SYS_CCSRBAR:
4165 Virtual address of CCSR. On a 32-bit build, this is typically
4166 the same value as CONFIG_SYS_CCSRBAR_DEFAULT.
4167
4168 CONFIG_SYS_DEFAULT_IMMR must also be set to this value,
4169 for cross-platform code that uses that macro instead.
4170
4171- CONFIG_SYS_CCSRBAR_PHYS:
4172 Physical address of CCSR. CCSR can be relocated to a new
4173 physical address, if desired. In this case, this macro should
c0f40859 4174 be set to that address. Otherwise, it should be set to the
e46fedfe
TT
4175 same value as CONFIG_SYS_CCSRBAR_DEFAULT. For example, CCSR
4176 is typically relocated on 36-bit builds. It is recommended
4177 that this macro be defined via the _HIGH and _LOW macros:
4178
4179 #define CONFIG_SYS_CCSRBAR_PHYS ((CONFIG_SYS_CCSRBAR_PHYS_HIGH
4180 * 1ull) << 32 | CONFIG_SYS_CCSRBAR_PHYS_LOW)
4181
4182- CONFIG_SYS_CCSRBAR_PHYS_HIGH:
4cf2609b
WD
4183 Bits 33-36 of CONFIG_SYS_CCSRBAR_PHYS. This value is typically
4184 either 0 (32-bit build) or 0xF (36-bit build). This macro is
e46fedfe
TT
4185 used in assembly code, so it must not contain typecasts or
4186 integer size suffixes (e.g. "ULL").
4187
4188- CONFIG_SYS_CCSRBAR_PHYS_LOW:
4189 Lower 32-bits of CONFIG_SYS_CCSRBAR_PHYS. This macro is
4190 used in assembly code, so it must not contain typecasts or
4191 integer size suffixes (e.g. "ULL").
4192
4193- CONFIG_SYS_CCSR_DO_NOT_RELOCATE:
4194 If this macro is defined, then CONFIG_SYS_CCSRBAR_PHYS will be
4195 forced to a value that ensures that CCSR is not relocated.
4196
7f6c2cbc 4197- Floppy Disk Support:
6d0f6bcf 4198 CONFIG_SYS_FDC_DRIVE_NUMBER
7f6c2cbc
WD
4199
4200 the default drive number (default value 0)
4201
6d0f6bcf 4202 CONFIG_SYS_ISA_IO_STRIDE
7f6c2cbc 4203
11ccc33f 4204 defines the spacing between FDC chipset registers
7f6c2cbc
WD
4205 (default value 1)
4206
6d0f6bcf 4207 CONFIG_SYS_ISA_IO_OFFSET
7f6c2cbc 4208
43d9616c
WD
4209 defines the offset of register from address. It
4210 depends on which part of the data bus is connected to
11ccc33f 4211 the FDC chipset. (default value 0)
7f6c2cbc 4212
6d0f6bcf
JCPV
4213 If CONFIG_SYS_ISA_IO_STRIDE CONFIG_SYS_ISA_IO_OFFSET and
4214 CONFIG_SYS_FDC_DRIVE_NUMBER are undefined, they take their
43d9616c 4215 default value.
7f6c2cbc 4216
6d0f6bcf 4217 if CONFIG_SYS_FDC_HW_INIT is defined, then the function
43d9616c
WD
4218 fdc_hw_init() is called at the beginning of the FDC
4219 setup. fdc_hw_init() must be provided by the board
b445bbb4 4220 source code. It is used to make hardware-dependent
43d9616c 4221 initializations.
7f6c2cbc 4222
0abddf82
ML
4223- CONFIG_IDE_AHB:
4224 Most IDE controllers were designed to be connected with PCI
4225 interface. Only few of them were designed for AHB interface.
4226 When software is doing ATA command and data transfer to
4227 IDE devices through IDE-AHB controller, some additional
4228 registers accessing to these kind of IDE-AHB controller
b445bbb4 4229 is required.
0abddf82 4230
6d0f6bcf 4231- CONFIG_SYS_IMMR: Physical address of the Internal Memory.
efe2a4d5 4232 DO NOT CHANGE unless you know exactly what you're
25d6712a 4233 doing! (11-4) [MPC8xx/82xx systems only]
c609719b 4234
6d0f6bcf 4235- CONFIG_SYS_INIT_RAM_ADDR:
c609719b 4236
7152b1d0 4237 Start address of memory area that can be used for
c609719b
WD
4238 initial data and stack; please note that this must be
4239 writable memory that is working WITHOUT special
4240 initialization, i. e. you CANNOT use normal RAM which
4241 will become available only after programming the
4242 memory controller and running certain initialization
4243 sequences.
4244
4245 U-Boot uses the following memory types:
4246 - MPC8xx and MPC8260: IMMR (internal memory of the CPU)
4247 - MPC824X: data cache
4248 - PPC4xx: data cache
4249
6d0f6bcf 4250- CONFIG_SYS_GBL_DATA_OFFSET:
c609719b
WD
4251
4252 Offset of the initial data structure in the memory
6d0f6bcf
JCPV
4253 area defined by CONFIG_SYS_INIT_RAM_ADDR. Usually
4254 CONFIG_SYS_GBL_DATA_OFFSET is chosen such that the initial
c609719b 4255 data is located at the end of the available space
553f0982 4256 (sometimes written as (CONFIG_SYS_INIT_RAM_SIZE -
acd51f9d 4257 GENERATED_GBL_DATA_SIZE), and the initial stack is just
6d0f6bcf
JCPV
4258 below that area (growing from (CONFIG_SYS_INIT_RAM_ADDR +
4259 CONFIG_SYS_GBL_DATA_OFFSET) downward.
c609719b
WD
4260
4261 Note:
4262 On the MPC824X (or other systems that use the data
4263 cache for initial memory) the address chosen for
6d0f6bcf 4264 CONFIG_SYS_INIT_RAM_ADDR is basically arbitrary - it must
c609719b
WD
4265 point to an otherwise UNUSED address space between
4266 the top of RAM and the start of the PCI space.
4267
6d0f6bcf 4268- CONFIG_SYS_SIUMCR: SIU Module Configuration (11-6)
c609719b 4269
6d0f6bcf 4270- CONFIG_SYS_SYPCR: System Protection Control (11-9)
c609719b 4271
6d0f6bcf 4272- CONFIG_SYS_TBSCR: Time Base Status and Control (11-26)
c609719b 4273
6d0f6bcf 4274- CONFIG_SYS_PISCR: Periodic Interrupt Status and Control (11-31)
c609719b 4275
6d0f6bcf 4276- CONFIG_SYS_PLPRCR: PLL, Low-Power, and Reset Control Register (15-30)
c609719b 4277
6d0f6bcf 4278- CONFIG_SYS_SCCR: System Clock and reset Control Register (15-27)
c609719b 4279
6d0f6bcf 4280- CONFIG_SYS_OR_TIMING_SDRAM:
c609719b
WD
4281 SDRAM timing
4282
6d0f6bcf 4283- CONFIG_SYS_MAMR_PTA:
c609719b
WD
4284 periodic timer for refresh
4285
6d0f6bcf 4286- CONFIG_SYS_DER: Debug Event Register (37-47)
c609719b 4287
6d0f6bcf
JCPV
4288- FLASH_BASE0_PRELIM, FLASH_BASE1_PRELIM, CONFIG_SYS_REMAP_OR_AM,
4289 CONFIG_SYS_PRELIM_OR_AM, CONFIG_SYS_OR_TIMING_FLASH, CONFIG_SYS_OR0_REMAP,
4290 CONFIG_SYS_OR0_PRELIM, CONFIG_SYS_BR0_PRELIM, CONFIG_SYS_OR1_REMAP, CONFIG_SYS_OR1_PRELIM,
4291 CONFIG_SYS_BR1_PRELIM:
c609719b
WD
4292 Memory Controller Definitions: BR0/1 and OR0/1 (FLASH)
4293
4294- SDRAM_BASE2_PRELIM, SDRAM_BASE3_PRELIM, SDRAM_MAX_SIZE,
6d0f6bcf
JCPV
4295 CONFIG_SYS_OR_TIMING_SDRAM, CONFIG_SYS_OR2_PRELIM, CONFIG_SYS_BR2_PRELIM,
4296 CONFIG_SYS_OR3_PRELIM, CONFIG_SYS_BR3_PRELIM:
c609719b
WD
4297 Memory Controller Definitions: BR2/3 and OR2/3 (SDRAM)
4298
6d0f6bcf
JCPV
4299- CONFIG_SYS_MAMR_PTA, CONFIG_SYS_MPTPR_2BK_4K, CONFIG_SYS_MPTPR_1BK_4K, CONFIG_SYS_MPTPR_2BK_8K,
4300 CONFIG_SYS_MPTPR_1BK_8K, CONFIG_SYS_MAMR_8COL, CONFIG_SYS_MAMR_9COL:
c609719b
WD
4301 Machine Mode Register and Memory Periodic Timer
4302 Prescaler definitions (SDRAM timing)
4303
6d0f6bcf 4304- CONFIG_SYS_I2C_UCODE_PATCH, CONFIG_SYS_I2C_DPMEM_OFFSET [0x1FC0]:
c609719b
WD
4305 enable I2C microcode relocation patch (MPC8xx);
4306 define relocation offset in DPRAM [DSP2]
4307
6d0f6bcf 4308- CONFIG_SYS_SMC_UCODE_PATCH, CONFIG_SYS_SMC_DPMEM_OFFSET [0x1FC0]:
b423d055
HS
4309 enable SMC microcode relocation patch (MPC8xx);
4310 define relocation offset in DPRAM [SMC1]
4311
6d0f6bcf 4312- CONFIG_SYS_SPI_UCODE_PATCH, CONFIG_SYS_SPI_DPMEM_OFFSET [0x1FC0]:
c609719b
WD
4313 enable SPI microcode relocation patch (MPC8xx);
4314 define relocation offset in DPRAM [SCC4]
4315
6d0f6bcf 4316- CONFIG_SYS_CPM_POST_WORD_ADDR: (MPC8xx, MPC8260 only)
43d9616c
WD
4317 Offset of the bootmode word in DPRAM used by post
4318 (Power On Self Tests). This definition overrides
4319 #define'd default value in commproc.h resp.
4320 cpm_8260.h.
ea909b76 4321
6d0f6bcf
JCPV
4322- CONFIG_SYS_PCI_SLV_MEM_LOCAL, CONFIG_SYS_PCI_SLV_MEM_BUS, CONFIG_SYS_PICMR0_MASK_ATTRIB,
4323 CONFIG_SYS_PCI_MSTR0_LOCAL, CONFIG_SYS_PCIMSK0_MASK, CONFIG_SYS_PCI_MSTR1_LOCAL,
4324 CONFIG_SYS_PCIMSK1_MASK, CONFIG_SYS_PCI_MSTR_MEM_LOCAL, CONFIG_SYS_PCI_MSTR_MEM_BUS,
4325 CONFIG_SYS_CPU_PCI_MEM_START, CONFIG_SYS_PCI_MSTR_MEM_SIZE, CONFIG_SYS_POCMR0_MASK_ATTRIB,
4326 CONFIG_SYS_PCI_MSTR_MEMIO_LOCAL, CONFIG_SYS_PCI_MSTR_MEMIO_BUS, CPU_PCI_MEMIO_START,
4327 CONFIG_SYS_PCI_MSTR_MEMIO_SIZE, CONFIG_SYS_POCMR1_MASK_ATTRIB, CONFIG_SYS_PCI_MSTR_IO_LOCAL,
4328 CONFIG_SYS_PCI_MSTR_IO_BUS, CONFIG_SYS_CPU_PCI_IO_START, CONFIG_SYS_PCI_MSTR_IO_SIZE,
4329 CONFIG_SYS_POCMR2_MASK_ATTRIB: (MPC826x only)
a47a12be 4330 Overrides the default PCI memory map in arch/powerpc/cpu/mpc8260/pci.c if set.
5d232d0e 4331
9cacf4fc
DE
4332- CONFIG_PCI_DISABLE_PCIE:
4333 Disable PCI-Express on systems where it is supported but not
4334 required.
4335
69fd2d3b 4336- CONFIG_PCI_ENUM_ONLY
b445bbb4 4337 Only scan through and get the devices on the buses.
69fd2d3b
AS
4338 Don't do any setup work, presumably because someone or
4339 something has already done it, and we don't need to do it
4340 a second time. Useful for platforms that are pre-booted
4341 by coreboot or similar.
4342
842033e6
GJ
4343- CONFIG_PCI_INDIRECT_BRIDGE:
4344 Enable support for indirect PCI bridges.
4345
a09b9b68
KG
4346- CONFIG_SYS_SRIO:
4347 Chip has SRIO or not
4348
4349- CONFIG_SRIO1:
4350 Board has SRIO 1 port available
4351
4352- CONFIG_SRIO2:
4353 Board has SRIO 2 port available
4354
c8b28152
LG
4355- CONFIG_SRIO_PCIE_BOOT_MASTER
4356 Board can support master function for Boot from SRIO and PCIE
4357
a09b9b68
KG
4358- CONFIG_SYS_SRIOn_MEM_VIRT:
4359 Virtual Address of SRIO port 'n' memory region
4360
4361- CONFIG_SYS_SRIOn_MEM_PHYS:
4362 Physical Address of SRIO port 'n' memory region
4363
4364- CONFIG_SYS_SRIOn_MEM_SIZE:
4365 Size of SRIO port 'n' memory region
4366
66bd1846
FE
4367- CONFIG_SYS_NAND_BUSWIDTH_16BIT
4368 Defined to tell the NAND controller that the NAND chip is using
4369 a 16 bit bus.
4370 Not all NAND drivers use this symbol.
a430e916 4371 Example of drivers that use it:
66bd1846 4372 - drivers/mtd/nand/ndfc.c
a430e916 4373 - drivers/mtd/nand/mxc_nand.c
eced4626
AW
4374
4375- CONFIG_SYS_NDFC_EBC0_CFG
4376 Sets the EBC0_CFG register for the NDFC. If not defined
4377 a default value will be used.
4378
bb99ad6d 4379- CONFIG_SPD_EEPROM
218ca724
WD
4380 Get DDR timing information from an I2C EEPROM. Common
4381 with pluggable memory modules such as SODIMMs
4382
bb99ad6d
BW
4383 SPD_EEPROM_ADDRESS
4384 I2C address of the SPD EEPROM
4385
6d0f6bcf 4386- CONFIG_SYS_SPD_BUS_NUM
218ca724
WD
4387 If SPD EEPROM is on an I2C bus other than the first
4388 one, specify here. Note that the value must resolve
4389 to something your driver can deal with.
bb99ad6d 4390
1b3e3c4f
YS
4391- CONFIG_SYS_DDR_RAW_TIMING
4392 Get DDR timing information from other than SPD. Common with
4393 soldered DDR chips onboard without SPD. DDR raw timing
4394 parameters are extracted from datasheet and hard-coded into
4395 header files or board specific files.
4396
6f5e1dc5
YS
4397- CONFIG_FSL_DDR_INTERACTIVE
4398 Enable interactive DDR debugging. See doc/README.fsl-ddr.
4399
e32d59a2
YS
4400- CONFIG_FSL_DDR_SYNC_REFRESH
4401 Enable sync of refresh for multiple controllers.
4402
4516ff81
YS
4403- CONFIG_FSL_DDR_BIST
4404 Enable built-in memory test for Freescale DDR controllers.
4405
6d0f6bcf 4406- CONFIG_SYS_83XX_DDR_USES_CS0
218ca724
WD
4407 Only for 83xx systems. If specified, then DDR should
4408 be configured using CS0 and CS1 instead of CS2 and CS3.
2ad6b513 4409
c26e454d
WD
4410- CONFIG_ETHER_ON_FEC[12]
4411 Define to enable FEC[12] on a 8xx series processor.
4412
4413- CONFIG_FEC[12]_PHY
4414 Define to the hardcoded PHY address which corresponds
6e592385
WD
4415 to the given FEC; i. e.
4416 #define CONFIG_FEC1_PHY 4
c26e454d
WD
4417 means that the PHY with address 4 is connected to FEC1
4418
4419 When set to -1, means to probe for first available.
4420
4421- CONFIG_FEC[12]_PHY_NORXERR
4422 The PHY does not have a RXERR line (RMII only).
4423 (so program the FEC to ignore it).
4424
4425- CONFIG_RMII
4426 Enable RMII mode for all FECs.
4427 Note that this is a global option, we can't
4428 have one FEC in standard MII mode and another in RMII mode.
4429
5cf91d6b
WD
4430- CONFIG_CRC32_VERIFY
4431 Add a verify option to the crc32 command.
4432 The syntax is:
4433
4434 => crc32 -v <address> <count> <crc32>
4435
4436 Where address/count indicate a memory area
4437 and crc32 is the correct crc32 which the
4438 area should have.
4439
56523f12
WD
4440- CONFIG_LOOPW
4441 Add the "loopw" memory command. This only takes effect if
602ad3b3 4442 the memory commands are activated globally (CONFIG_CMD_MEM).
56523f12 4443
7b466641
SR
4444- CONFIG_MX_CYCLIC
4445 Add the "mdc" and "mwc" memory commands. These are cyclic
4446 "md/mw" commands.
4447 Examples:
4448
efe2a4d5 4449 => mdc.b 10 4 500
7b466641
SR
4450 This command will print 4 bytes (10,11,12,13) each 500 ms.
4451
efe2a4d5 4452 => mwc.l 100 12345678 10
7b466641
SR
4453 This command will write 12345678 to address 100 all 10 ms.
4454
efe2a4d5 4455 This only takes effect if the memory commands are activated
602ad3b3 4456 globally (CONFIG_CMD_MEM).
7b466641 4457
8aa1a2d1 4458- CONFIG_SKIP_LOWLEVEL_INIT
afc1ce82 4459 [ARM, NDS32, MIPS only] If this variable is defined, then certain
844f07d8
WD
4460 low level initializations (like setting up the memory
4461 controller) are omitted and/or U-Boot does not
4462 relocate itself into RAM.
4463
4464 Normally this variable MUST NOT be defined. The only
4465 exception is when U-Boot is loaded (to RAM) by some
4466 other boot loader or by a debugger which performs
4467 these initializations itself.
8aa1a2d1 4468
b5bd0982
SG
4469- CONFIG_SKIP_LOWLEVEL_INIT_ONLY
4470 [ARM926EJ-S only] This allows just the call to lowlevel_init()
90211f77 4471 to be skipped. The normal CP15 init (such as enabling the
b5bd0982
SG
4472 instruction cache) is still performed.
4473
401bb30b 4474- CONFIG_SPL_BUILD
df81238b
ML
4475 Modifies the behaviour of start.S when compiling a loader
4476 that is executed before the actual U-Boot. E.g. when
4477 compiling a NAND SPL.
400558b5 4478
3aa29de0
YZ
4479- CONFIG_TPL_BUILD
4480 Modifies the behaviour of start.S when compiling a loader
4481 that is executed after the SPL and before the actual U-Boot.
4482 It is loaded by the SPL.
4483
5df572f0
YZ
4484- CONFIG_SYS_MPC85XX_NO_RESETVEC
4485 Only for 85xx systems. If this variable is specified, the section
4486 .resetvec is not kept and the section .bootpg is placed in the
4487 previous 4k of the .text section.
4488
4213fc29
SG
4489- CONFIG_ARCH_MAP_SYSMEM
4490 Generally U-Boot (and in particular the md command) uses
4491 effective address. It is therefore not necessary to regard
4492 U-Boot address as virtual addresses that need to be translated
4493 to physical addresses. However, sandbox requires this, since
4494 it maintains its own little RAM buffer which contains all
4495 addressable memory. This option causes some memory accesses
4496 to be mapped through map_sysmem() / unmap_sysmem().
4497
588a13f7
SG
4498- CONFIG_X86_RESET_VECTOR
4499 If defined, the x86 reset vector code is included. This is not
4500 needed when U-Boot is running from Coreboot.
b16f521a 4501
16678eb4
HS
4502- CONFIG_SPL_AM33XX_ENABLE_RTC32K_OSC:
4503 Enables the RTC32K OSC on AM33xx based plattforms
4504
999d7d32
KM
4505- CONFIG_SYS_NAND_NO_SUBPAGE_WRITE
4506 Option to disable subpage write in NAND driver
4507 driver that uses this:
4508 drivers/mtd/nand/davinci_nand.c
4509
f2717b47
TT
4510Freescale QE/FMAN Firmware Support:
4511-----------------------------------
4512
4513The Freescale QUICCEngine (QE) and Frame Manager (FMAN) both support the
4514loading of "firmware", which is encoded in the QE firmware binary format.
4515This firmware often needs to be loaded during U-Boot booting, so macros
4516are used to identify the storage device (NOR flash, SPI, etc) and the address
4517within that device.
4518
dcf1d774
ZQ
4519- CONFIG_SYS_FMAN_FW_ADDR
4520 The address in the storage device where the FMAN microcode is located. The
4521 meaning of this address depends on which CONFIG_SYS_QE_FW_IN_xxx macro
4522 is also specified.
4523
4524- CONFIG_SYS_QE_FW_ADDR
4525 The address in the storage device where the QE microcode is located. The
f2717b47
TT
4526 meaning of this address depends on which CONFIG_SYS_QE_FW_IN_xxx macro
4527 is also specified.
4528
4529- CONFIG_SYS_QE_FMAN_FW_LENGTH
4530 The maximum possible size of the firmware. The firmware binary format
4531 has a field that specifies the actual size of the firmware, but it
4532 might not be possible to read any part of the firmware unless some
4533 local storage is allocated to hold the entire firmware first.
4534
4535- CONFIG_SYS_QE_FMAN_FW_IN_NOR
4536 Specifies that QE/FMAN firmware is located in NOR flash, mapped as
4537 normal addressable memory via the LBC. CONFIG_SYS_FMAN_FW_ADDR is the
4538 virtual address in NOR flash.
4539
4540- CONFIG_SYS_QE_FMAN_FW_IN_NAND
4541 Specifies that QE/FMAN firmware is located in NAND flash.
4542 CONFIG_SYS_FMAN_FW_ADDR is the offset within NAND flash.
4543
4544- CONFIG_SYS_QE_FMAN_FW_IN_MMC
4545 Specifies that QE/FMAN firmware is located on the primary SD/MMC
4546 device. CONFIG_SYS_FMAN_FW_ADDR is the byte offset on that device.
4547
292dc6c5
LG
4548- CONFIG_SYS_QE_FMAN_FW_IN_REMOTE
4549 Specifies that QE/FMAN firmware is located in the remote (master)
4550 memory space. CONFIG_SYS_FMAN_FW_ADDR is a virtual address which
fc54c7fa
LG
4551 can be mapped from slave TLB->slave LAW->slave SRIO or PCIE outbound
4552 window->master inbound window->master LAW->the ucode address in
4553 master's memory space.
f2717b47 4554
b940ca64
GR
4555Freescale Layerscape Management Complex Firmware Support:
4556---------------------------------------------------------
4557The Freescale Layerscape Management Complex (MC) supports the loading of
4558"firmware".
4559This firmware often needs to be loaded during U-Boot booting, so macros
4560are used to identify the storage device (NOR flash, SPI, etc) and the address
4561within that device.
4562
4563- CONFIG_FSL_MC_ENET
4564 Enable the MC driver for Layerscape SoCs.
4565
5c055089
PK
4566Freescale Layerscape Debug Server Support:
4567-------------------------------------------
4568The Freescale Layerscape Debug Server Support supports the loading of
4569"Debug Server firmware" and triggering SP boot-rom.
4570This firmware often needs to be loaded during U-Boot booting.
4571
c0492141
YS
4572- CONFIG_SYS_MC_RSV_MEM_ALIGN
4573 Define alignment of reserved memory MC requires
5c055089 4574
f3f431a7
PK
4575Reproducible builds
4576-------------------
4577
4578In order to achieve reproducible builds, timestamps used in the U-Boot build
4579process have to be set to a fixed value.
4580
4581This is done using the SOURCE_DATE_EPOCH environment variable.
4582SOURCE_DATE_EPOCH is to be set on the build host's shell, not as a configuration
4583option for U-Boot or an environment variable in U-Boot.
4584
4585SOURCE_DATE_EPOCH should be set to a number of seconds since the epoch, in UTC.
4586
c609719b
WD
4587Building the Software:
4588======================
4589
218ca724
WD
4590Building U-Boot has been tested in several native build environments
4591and in many different cross environments. Of course we cannot support
4592all possibly existing versions of cross development tools in all
4593(potentially obsolete) versions. In case of tool chain problems we
4594recommend to use the ELDK (see http://www.denx.de/wiki/DULG/ELDK)
4595which is extensively used to build and test U-Boot.
c609719b 4596
218ca724
WD
4597If you are not using a native environment, it is assumed that you
4598have GNU cross compiling tools available in your path. In this case,
4599you must set the environment variable CROSS_COMPILE in your shell.
4600Note that no changes to the Makefile or any other source files are
4601necessary. For example using the ELDK on a 4xx CPU, please enter:
c609719b 4602
218ca724
WD
4603 $ CROSS_COMPILE=ppc_4xx-
4604 $ export CROSS_COMPILE
c609719b 4605
2f8d396b
PT
4606Note: If you wish to generate Windows versions of the utilities in
4607 the tools directory you can use the MinGW toolchain
4608 (http://www.mingw.org). Set your HOST tools to the MinGW
4609 toolchain and execute 'make tools'. For example:
4610
4611 $ make HOSTCC=i586-mingw32msvc-gcc HOSTSTRIP=i586-mingw32msvc-strip tools
4612
4613 Binaries such as tools/mkimage.exe will be created which can
4614 be executed on computers running Windows.
4615
218ca724
WD
4616U-Boot is intended to be simple to build. After installing the
4617sources you must configure U-Boot for one specific board type. This
c609719b
WD
4618is done by typing:
4619
ab584d67 4620 make NAME_defconfig
c609719b 4621
ab584d67 4622where "NAME_defconfig" is the name of one of the existing configu-
4d675ae6 4623rations; see boards.cfg for supported names.
db01a2ea 4624
2729af9d
WD
4625Note: for some board special configuration names may exist; check if
4626 additional information is available from the board vendor; for
4627 instance, the TQM823L systems are available without (standard)
4628 or with LCD support. You can select such additional "features"
11ccc33f 4629 when choosing the configuration, i. e.
2729af9d 4630
ab584d67 4631 make TQM823L_defconfig
2729af9d
WD
4632 - will configure for a plain TQM823L, i. e. no LCD support
4633
ab584d67 4634 make TQM823L_LCD_defconfig
2729af9d
WD
4635 - will configure for a TQM823L with U-Boot console on LCD
4636
4637 etc.
4638
4639
4640Finally, type "make all", and you should get some working U-Boot
4641images ready for download to / installation on your system:
4642
4643- "u-boot.bin" is a raw binary image
4644- "u-boot" is an image in ELF binary format
4645- "u-boot.srec" is in Motorola S-Record format
4646
baf31249
MB
4647By default the build is performed locally and the objects are saved
4648in the source directory. One of the two methods can be used to change
4649this behavior and build U-Boot to some external directory:
4650
46511. Add O= to the make command line invocations:
4652
4653 make O=/tmp/build distclean
ab584d67 4654 make O=/tmp/build NAME_defconfig
baf31249
MB
4655 make O=/tmp/build all
4656
adbba996 46572. Set environment variable KBUILD_OUTPUT to point to the desired location:
baf31249 4658
adbba996 4659 export KBUILD_OUTPUT=/tmp/build
baf31249 4660 make distclean
ab584d67 4661 make NAME_defconfig
baf31249
MB
4662 make all
4663
adbba996 4664Note that the command line "O=" setting overrides the KBUILD_OUTPUT environment
baf31249
MB
4665variable.
4666
2729af9d
WD
4667
4668Please be aware that the Makefiles assume you are using GNU make, so
4669for instance on NetBSD you might need to use "gmake" instead of
4670native "make".
4671
4672
4673If the system board that you have is not listed, then you will need
4674to port U-Boot to your hardware platform. To do this, follow these
4675steps:
4676
3c1496cd 46771. Create a new directory to hold your board specific code. Add any
2729af9d 4678 files you need. In your board directory, you will need at least
3c1496cd
PS
4679 the "Makefile" and a "<board>.c".
46802. Create a new configuration file "include/configs/<board>.h" for
4681 your board.
2729af9d
WD
46823. If you're porting U-Boot to a new CPU, then also create a new
4683 directory to hold your CPU specific code. Add any files you need.
ab584d67 46844. Run "make <board>_defconfig" with your new name.
2729af9d
WD
46855. Type "make", and you should get a working "u-boot.srec" file
4686 to be installed on your target system.
46876. Debug and solve any problems that might arise.
4688 [Of course, this last step is much harder than it sounds.]
4689
4690
4691Testing of U-Boot Modifications, Ports to New Hardware, etc.:
4692==============================================================
4693
218ca724
WD
4694If you have modified U-Boot sources (for instance added a new board
4695or support for new devices, a new CPU, etc.) you are expected to
2729af9d
WD
4696provide feedback to the other developers. The feedback normally takes
4697the form of a "patch", i. e. a context diff against a certain (latest
218ca724 4698official or latest in the git repository) version of U-Boot sources.
2729af9d 4699
218ca724
WD
4700But before you submit such a patch, please verify that your modifi-
4701cation did not break existing code. At least make sure that *ALL* of
2729af9d 4702the supported boards compile WITHOUT ANY compiler warnings. To do so,
6de80f21
SG
4703just run the buildman script (tools/buildman/buildman), which will
4704configure and build U-Boot for ALL supported system. Be warned, this
4705will take a while. Please see the buildman README, or run 'buildman -H'
4706for documentation.
baf31249
MB
4707
4708
2729af9d
WD
4709See also "U-Boot Porting Guide" below.
4710
4711
4712Monitor Commands - Overview:
4713============================
4714
4715go - start application at address 'addr'
4716run - run commands in an environment variable
4717bootm - boot application image from memory
4718bootp - boot image via network using BootP/TFTP protocol
44f074c7 4719bootz - boot zImage from memory
2729af9d
WD
4720tftpboot- boot image via network using TFTP protocol
4721 and env variables "ipaddr" and "serverip"
4722 (and eventually "gatewayip")
1fb7cd49 4723tftpput - upload a file via network using TFTP protocol
2729af9d
WD
4724rarpboot- boot image via network using RARP/TFTP protocol
4725diskboot- boot from IDE devicebootd - boot default, i.e., run 'bootcmd'
4726loads - load S-Record file over serial line
4727loadb - load binary file over serial line (kermit mode)
4728md - memory display
4729mm - memory modify (auto-incrementing)
4730nm - memory modify (constant address)
4731mw - memory write (fill)
4732cp - memory copy
4733cmp - memory compare
4734crc32 - checksum calculation
0f89c54b 4735i2c - I2C sub-system
2729af9d
WD
4736sspi - SPI utility commands
4737base - print or set address offset
4738printenv- print environment variables
4739setenv - set environment variables
4740saveenv - save environment variables to persistent storage
4741protect - enable or disable FLASH write protection
4742erase - erase FLASH memory
4743flinfo - print FLASH memory information
10635afa 4744nand - NAND memory operations (see doc/README.nand)
2729af9d
WD
4745bdinfo - print Board Info structure
4746iminfo - print header information for application image
4747coninfo - print console devices and informations
4748ide - IDE sub-system
4749loop - infinite loop on address range
56523f12 4750loopw - infinite write loop on address range
2729af9d
WD
4751mtest - simple RAM test
4752icache - enable or disable instruction cache
4753dcache - enable or disable data cache
4754reset - Perform RESET of the CPU
4755echo - echo args to console
4756version - print monitor version
4757help - print online help
4758? - alias for 'help'
4759
4760
4761Monitor Commands - Detailed Description:
4762========================================
4763
4764TODO.
4765
4766For now: just type "help <command>".
4767
4768
4769Environment Variables:
4770======================
4771
4772U-Boot supports user configuration using Environment Variables which
4773can be made persistent by saving to Flash memory.
c609719b 4774
2729af9d
WD
4775Environment Variables are set using "setenv", printed using
4776"printenv", and saved to Flash using "saveenv". Using "setenv"
4777without a value can be used to delete a variable from the
4778environment. As long as you don't save the environment you are
4779working with an in-memory copy. In case the Flash area containing the
4780environment is erased by accident, a default environment is provided.
c609719b 4781
c96f86ee
WD
4782Some configuration options can be set using Environment Variables.
4783
4784List of environment variables (most likely not complete):
c609719b 4785
2729af9d 4786 baudrate - see CONFIG_BAUDRATE
c609719b 4787
2729af9d 4788 bootdelay - see CONFIG_BOOTDELAY
c609719b 4789
2729af9d 4790 bootcmd - see CONFIG_BOOTCOMMAND
4a6fd34b 4791
2729af9d 4792 bootargs - Boot arguments when booting an RTOS image
c609719b 4793
2729af9d 4794 bootfile - Name of the image to load with TFTP
c609719b 4795
7d721e34
BS
4796 bootm_low - Memory range available for image processing in the bootm
4797 command can be restricted. This variable is given as
4798 a hexadecimal number and defines lowest address allowed
4799 for use by the bootm command. See also "bootm_size"
4800 environment variable. Address defined by "bootm_low" is
4801 also the base of the initial memory mapping for the Linux
c3624e6e
GL
4802 kernel -- see the description of CONFIG_SYS_BOOTMAPSZ and
4803 bootm_mapsize.
4804
c0f40859 4805 bootm_mapsize - Size of the initial memory mapping for the Linux kernel.
c3624e6e
GL
4806 This variable is given as a hexadecimal number and it
4807 defines the size of the memory region starting at base
4808 address bootm_low that is accessible by the Linux kernel
4809 during early boot. If unset, CONFIG_SYS_BOOTMAPSZ is used
4810 as the default value if it is defined, and bootm_size is
4811 used otherwise.
7d721e34
BS
4812
4813 bootm_size - Memory range available for image processing in the bootm
4814 command can be restricted. This variable is given as
4815 a hexadecimal number and defines the size of the region
4816 allowed for use by the bootm command. See also "bootm_low"
4817 environment variable.
4818
4bae9090
BS
4819 updatefile - Location of the software update file on a TFTP server, used
4820 by the automatic software update feature. Please refer to
4821 documentation in doc/README.update for more details.
4822
2729af9d
WD
4823 autoload - if set to "no" (any string beginning with 'n'),
4824 "bootp" will just load perform a lookup of the
4825 configuration from the BOOTP server, but not try to
4826 load any image using TFTP
c609719b 4827
2729af9d
WD
4828 autostart - if set to "yes", an image loaded using the "bootp",
4829 "rarpboot", "tftpboot" or "diskboot" commands will
4830 be automatically started (by internally calling
4831 "bootm")
38b99261 4832
2729af9d
WD
4833 If set to "no", a standalone image passed to the
4834 "bootm" command will be copied to the load address
4835 (and eventually uncompressed), but NOT be started.
4836 This can be used to load and uncompress arbitrary
4837 data.
c609719b 4838
a28afca5
DL
4839 fdt_high - if set this restricts the maximum address that the
4840 flattened device tree will be copied into upon boot.
fa34f6b2
SG
4841 For example, if you have a system with 1 GB memory
4842 at physical address 0x10000000, while Linux kernel
4843 only recognizes the first 704 MB as low memory, you
4844 may need to set fdt_high as 0x3C000000 to have the
4845 device tree blob be copied to the maximum address
4846 of the 704 MB low memory, so that Linux kernel can
4847 access it during the boot procedure.
4848
a28afca5
DL
4849 If this is set to the special value 0xFFFFFFFF then
4850 the fdt will not be copied at all on boot. For this
4851 to work it must reside in writable memory, have
4852 sufficient padding on the end of it for u-boot to
4853 add the information it needs into it, and the memory
4854 must be accessible by the kernel.
4855
eea63e05
SG
4856 fdtcontroladdr- if set this is the address of the control flattened
4857 device tree used by U-Boot when CONFIG_OF_CONTROL is
4858 defined.
4859
17ea1177
WD
4860 i2cfast - (PPC405GP|PPC405EP only)
4861 if set to 'y' configures Linux I2C driver for fast
4862 mode (400kHZ). This environment variable is used in
4863 initialization code. So, for changes to be effective
4864 it must be saved and board must be reset.
4865
2729af9d
WD
4866 initrd_high - restrict positioning of initrd images:
4867 If this variable is not set, initrd images will be
4868 copied to the highest possible address in RAM; this
4869 is usually what you want since it allows for
4870 maximum initrd size. If for some reason you want to
4871 make sure that the initrd image is loaded below the
6d0f6bcf 4872 CONFIG_SYS_BOOTMAPSZ limit, you can set this environment
2729af9d
WD
4873 variable to a value of "no" or "off" or "0".
4874 Alternatively, you can set it to a maximum upper
4875 address to use (U-Boot will still check that it
4876 does not overwrite the U-Boot stack and data).
c609719b 4877
2729af9d
WD
4878 For instance, when you have a system with 16 MB
4879 RAM, and want to reserve 4 MB from use by Linux,
4880 you can do this by adding "mem=12M" to the value of
4881 the "bootargs" variable. However, now you must make
4882 sure that the initrd image is placed in the first
4883 12 MB as well - this can be done with
c609719b 4884
2729af9d 4885 setenv initrd_high 00c00000
c609719b 4886
2729af9d
WD
4887 If you set initrd_high to 0xFFFFFFFF, this is an
4888 indication to U-Boot that all addresses are legal
4889 for the Linux kernel, including addresses in flash
4890 memory. In this case U-Boot will NOT COPY the
4891 ramdisk at all. This may be useful to reduce the
4892 boot time on your system, but requires that this
4893 feature is supported by your Linux kernel.
c609719b 4894
2729af9d 4895 ipaddr - IP address; needed for tftpboot command
c609719b 4896
2729af9d
WD
4897 loadaddr - Default load address for commands like "bootp",
4898 "rarpboot", "tftpboot", "loadb" or "diskboot"
c609719b 4899
2729af9d 4900 loads_echo - see CONFIG_LOADS_ECHO
a3d991bd 4901
2729af9d 4902 serverip - TFTP server IP address; needed for tftpboot command
a3d991bd 4903
2729af9d 4904 bootretry - see CONFIG_BOOT_RETRY_TIME
a3d991bd 4905
2729af9d 4906 bootdelaykey - see CONFIG_AUTOBOOT_DELAY_STR
a3d991bd 4907
2729af9d 4908 bootstopkey - see CONFIG_AUTOBOOT_STOP_STR
c609719b 4909
e2a53458 4910 ethprime - controls which interface is used first.
c609719b 4911
e2a53458
MF
4912 ethact - controls which interface is currently active.
4913 For example you can do the following
c609719b 4914
48690d80
HS
4915 => setenv ethact FEC
4916 => ping 192.168.0.1 # traffic sent on FEC
4917 => setenv ethact SCC
4918 => ping 10.0.0.1 # traffic sent on SCC
c609719b 4919
e1692577
MF
4920 ethrotate - When set to "no" U-Boot does not go through all
4921 available network interfaces.
4922 It just stays at the currently selected interface.
4923
c96f86ee 4924 netretry - When set to "no" each network operation will
2729af9d
WD
4925 either succeed or fail without retrying.
4926 When set to "once" the network operation will
4927 fail when all the available network interfaces
4928 are tried once without success.
4929 Useful on scripts which control the retry operation
4930 themselves.
c609719b 4931
b4e2f89d 4932 npe_ucode - set load address for the NPE microcode
a1cf027a 4933
b445bbb4 4934 silent_linux - If set then Linux will be told to boot silently, by
8d51aacd
SG
4935 changing the console to be empty. If "yes" it will be
4936 made silent. If "no" it will not be made silent. If
4937 unset, then it will be made silent if the U-Boot console
4938 is silent.
4939
f5fb7346 4940 tftpsrcp - If this is set, the value is used for TFTP's
ecb0ccd9
WD
4941 UDP source port.
4942
f5fb7346 4943 tftpdstp - If this is set, the value is used for TFTP's UDP
28cb9375
WD
4944 destination port instead of the Well Know Port 69.
4945
c96f86ee
WD
4946 tftpblocksize - Block size to use for TFTP transfers; if not set,
4947 we use the TFTP server's default block size
4948
4949 tftptimeout - Retransmission timeout for TFTP packets (in milli-
4950 seconds, minimum value is 1000 = 1 second). Defines
4951 when a packet is considered to be lost so it has to
4952 be retransmitted. The default is 5000 = 5 seconds.
4953 Lowering this value may make downloads succeed
4954 faster in networks with high packet loss rates or
4955 with unreliable TFTP servers.
4956
f5fb7346
AA
4957 tftptimeoutcountmax - maximum count of TFTP timeouts (no
4958 unit, minimum value = 0). Defines how many timeouts
4959 can happen during a single file transfer before that
4960 transfer is aborted. The default is 10, and 0 means
4961 'no timeouts allowed'. Increasing this value may help
4962 downloads succeed with high packet loss rates, or with
4963 unreliable TFTP servers or client hardware.
4964
c96f86ee 4965 vlan - When set to a value < 4095 the traffic over
11ccc33f 4966 Ethernet is encapsulated/received over 802.1q
2729af9d 4967 VLAN tagged frames.
c609719b 4968
50768f5b
AM
4969 bootpretryperiod - Period during which BOOTP/DHCP sends retries.
4970 Unsigned value, in milliseconds. If not set, the period will
4971 be either the default (28000), or a value based on
4972 CONFIG_NET_RETRY_COUNT, if defined. This value has
4973 precedence over the valu based on CONFIG_NET_RETRY_COUNT.
4974
dc0b7b0e
JH
4975The following image location variables contain the location of images
4976used in booting. The "Image" column gives the role of the image and is
4977not an environment variable name. The other columns are environment
4978variable names. "File Name" gives the name of the file on a TFTP
4979server, "RAM Address" gives the location in RAM the image will be
4980loaded to, and "Flash Location" gives the image's address in NOR
4981flash or offset in NAND flash.
4982
4983*Note* - these variables don't have to be defined for all boards, some
aed9fed9 4984boards currently use other variables for these purposes, and some
dc0b7b0e
JH
4985boards use these variables for other purposes.
4986
c0f40859
WD
4987Image File Name RAM Address Flash Location
4988----- --------- ----------- --------------
4989u-boot u-boot u-boot_addr_r u-boot_addr
4990Linux kernel bootfile kernel_addr_r kernel_addr
4991device tree blob fdtfile fdt_addr_r fdt_addr
4992ramdisk ramdiskfile ramdisk_addr_r ramdisk_addr
dc0b7b0e 4993
2729af9d
WD
4994The following environment variables may be used and automatically
4995updated by the network boot commands ("bootp" and "rarpboot"),
4996depending the information provided by your boot server:
c609719b 4997
2729af9d
WD
4998 bootfile - see above
4999 dnsip - IP address of your Domain Name Server
5000 dnsip2 - IP address of your secondary Domain Name Server
5001 gatewayip - IP address of the Gateway (Router) to use
5002 hostname - Target hostname
5003 ipaddr - see above
5004 netmask - Subnet Mask
5005 rootpath - Pathname of the root filesystem on the NFS server
5006 serverip - see above
c1551ea8 5007
c1551ea8 5008
2729af9d 5009There are two special Environment Variables:
c1551ea8 5010
2729af9d
WD
5011 serial# - contains hardware identification information such
5012 as type string and/or serial number
5013 ethaddr - Ethernet address
c609719b 5014
2729af9d
WD
5015These variables can be set only once (usually during manufacturing of
5016the board). U-Boot refuses to delete or overwrite these variables
5017once they have been set once.
c609719b 5018
f07771cc 5019
2729af9d 5020Further special Environment Variables:
f07771cc 5021
2729af9d
WD
5022 ver - Contains the U-Boot version string as printed
5023 with the "version" command. This variable is
5024 readonly (see CONFIG_VERSION_VARIABLE).
f07771cc 5025
f07771cc 5026
2729af9d
WD
5027Please note that changes to some configuration parameters may take
5028only effect after the next boot (yes, that's just like Windoze :-).
f07771cc 5029
f07771cc 5030
170ab110
JH
5031Callback functions for environment variables:
5032---------------------------------------------
5033
5034For some environment variables, the behavior of u-boot needs to change
b445bbb4 5035when their values are changed. This functionality allows functions to
170ab110
JH
5036be associated with arbitrary variables. On creation, overwrite, or
5037deletion, the callback will provide the opportunity for some side
5038effect to happen or for the change to be rejected.
5039
5040The callbacks are named and associated with a function using the
5041U_BOOT_ENV_CALLBACK macro in your board or driver code.
5042
5043These callbacks are associated with variables in one of two ways. The
5044static list can be added to by defining CONFIG_ENV_CALLBACK_LIST_STATIC
5045in the board configuration to a string that defines a list of
5046associations. The list must be in the following format:
5047
5048 entry = variable_name[:callback_name]
5049 list = entry[,list]
5050
5051If the callback name is not specified, then the callback is deleted.
5052Spaces are also allowed anywhere in the list.
5053
5054Callbacks can also be associated by defining the ".callbacks" variable
5055with the same list format above. Any association in ".callbacks" will
5056override any association in the static list. You can define
5057CONFIG_ENV_CALLBACK_LIST_DEFAULT to a list (string) to define the
b445bbb4 5058".callbacks" environment variable in the default or embedded environment.
170ab110 5059
bdf1fe4e
JH
5060If CONFIG_REGEX is defined, the variable_name above is evaluated as a
5061regular expression. This allows multiple variables to be connected to
5062the same callback without explicitly listing them all out.
5063
170ab110 5064
2729af9d
WD
5065Command Line Parsing:
5066=====================
f07771cc 5067
2729af9d
WD
5068There are two different command line parsers available with U-Boot:
5069the old "simple" one, and the much more powerful "hush" shell:
c609719b 5070
2729af9d
WD
5071Old, simple command line parser:
5072--------------------------------
c609719b 5073
2729af9d
WD
5074- supports environment variables (through setenv / saveenv commands)
5075- several commands on one line, separated by ';'
fe126d8b 5076- variable substitution using "... ${name} ..." syntax
2729af9d
WD
5077- special characters ('$', ';') can be escaped by prefixing with '\',
5078 for example:
fe126d8b 5079 setenv bootcmd bootm \${address}
2729af9d
WD
5080- You can also escape text by enclosing in single apostrophes, for example:
5081 setenv addip 'setenv bootargs $bootargs ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname::off'
c609719b 5082
2729af9d
WD
5083Hush shell:
5084-----------
c609719b 5085
2729af9d
WD
5086- similar to Bourne shell, with control structures like
5087 if...then...else...fi, for...do...done; while...do...done,
5088 until...do...done, ...
5089- supports environment ("global") variables (through setenv / saveenv
5090 commands) and local shell variables (through standard shell syntax
5091 "name=value"); only environment variables can be used with "run"
5092 command
5093
5094General rules:
5095--------------
c609719b 5096
2729af9d
WD
5097(1) If a command line (or an environment variable executed by a "run"
5098 command) contains several commands separated by semicolon, and
5099 one of these commands fails, then the remaining commands will be
5100 executed anyway.
c609719b 5101
2729af9d 5102(2) If you execute several variables with one call to run (i. e.
11ccc33f 5103 calling run with a list of variables as arguments), any failing
2729af9d
WD
5104 command will cause "run" to terminate, i. e. the remaining
5105 variables are not executed.
c609719b 5106
2729af9d
WD
5107Note for Redundant Ethernet Interfaces:
5108=======================================
c609719b 5109
11ccc33f 5110Some boards come with redundant Ethernet interfaces; U-Boot supports
2729af9d
WD
5111such configurations and is capable of automatic selection of a
5112"working" interface when needed. MAC assignment works as follows:
c609719b 5113
2729af9d
WD
5114Network interfaces are numbered eth0, eth1, eth2, ... Corresponding
5115MAC addresses can be stored in the environment as "ethaddr" (=>eth0),
5116"eth1addr" (=>eth1), "eth2addr", ...
c609719b 5117
2729af9d
WD
5118If the network interface stores some valid MAC address (for instance
5119in SROM), this is used as default address if there is NO correspon-
5120ding setting in the environment; if the corresponding environment
5121variable is set, this overrides the settings in the card; that means:
c609719b 5122
2729af9d
WD
5123o If the SROM has a valid MAC address, and there is no address in the
5124 environment, the SROM's address is used.
c609719b 5125
2729af9d
WD
5126o If there is no valid address in the SROM, and a definition in the
5127 environment exists, then the value from the environment variable is
5128 used.
c609719b 5129
2729af9d
WD
5130o If both the SROM and the environment contain a MAC address, and
5131 both addresses are the same, this MAC address is used.
c609719b 5132
2729af9d
WD
5133o If both the SROM and the environment contain a MAC address, and the
5134 addresses differ, the value from the environment is used and a
5135 warning is printed.
c609719b 5136
2729af9d 5137o If neither SROM nor the environment contain a MAC address, an error
bef1014b
JH
5138 is raised. If CONFIG_NET_RANDOM_ETHADDR is defined, then in this case
5139 a random, locally-assigned MAC is used.
c609719b 5140
ecee9324 5141If Ethernet drivers implement the 'write_hwaddr' function, valid MAC addresses
c0f40859 5142will be programmed into hardware as part of the initialization process. This
ecee9324
BW
5143may be skipped by setting the appropriate 'ethmacskip' environment variable.
5144The naming convention is as follows:
5145"ethmacskip" (=>eth0), "eth1macskip" (=>eth1) etc.
c609719b 5146
2729af9d
WD
5147Image Formats:
5148==============
c609719b 5149
3310c549
MB
5150U-Boot is capable of booting (and performing other auxiliary operations on)
5151images in two formats:
5152
5153New uImage format (FIT)
5154-----------------------
5155
5156Flexible and powerful format based on Flattened Image Tree -- FIT (similar
5157to Flattened Device Tree). It allows the use of images with multiple
5158components (several kernels, ramdisks, etc.), with contents protected by
5159SHA1, MD5 or CRC32. More details are found in the doc/uImage.FIT directory.
5160
5161
5162Old uImage format
5163-----------------
5164
5165Old image format is based on binary files which can be basically anything,
5166preceded by a special header; see the definitions in include/image.h for
5167details; basically, the header defines the following image properties:
c609719b 5168
2729af9d
WD
5169* Target Operating System (Provisions for OpenBSD, NetBSD, FreeBSD,
5170 4.4BSD, Linux, SVR4, Esix, Solaris, Irix, SCO, Dell, NCR, VxWorks,
f5ed9e39
PT
5171 LynxOS, pSOS, QNX, RTEMS, INTEGRITY;
5172 Currently supported: Linux, NetBSD, VxWorks, QNX, RTEMS, LynxOS,
5173 INTEGRITY).
7b64fef3 5174* Target CPU Architecture (Provisions for Alpha, ARM, AVR32, Intel x86,
afc1ce82
ML
5175 IA64, MIPS, NDS32, Nios II, PowerPC, IBM S390, SuperH, Sparc, Sparc 64 Bit;
5176 Currently supported: ARM, AVR32, Intel x86, MIPS, NDS32, Nios II, PowerPC).
2729af9d
WD
5177* Compression Type (uncompressed, gzip, bzip2)
5178* Load Address
5179* Entry Point
5180* Image Name
5181* Image Timestamp
c609719b 5182
2729af9d
WD
5183The header is marked by a special Magic Number, and both the header
5184and the data portions of the image are secured against corruption by
5185CRC32 checksums.
c609719b
WD
5186
5187
2729af9d
WD
5188Linux Support:
5189==============
c609719b 5190
2729af9d
WD
5191Although U-Boot should support any OS or standalone application
5192easily, the main focus has always been on Linux during the design of
5193U-Boot.
c609719b 5194
2729af9d
WD
5195U-Boot includes many features that so far have been part of some
5196special "boot loader" code within the Linux kernel. Also, any
5197"initrd" images to be used are no longer part of one big Linux image;
5198instead, kernel and "initrd" are separate images. This implementation
5199serves several purposes:
c609719b 5200
2729af9d
WD
5201- the same features can be used for other OS or standalone
5202 applications (for instance: using compressed images to reduce the
5203 Flash memory footprint)
c609719b 5204
2729af9d
WD
5205- it becomes much easier to port new Linux kernel versions because
5206 lots of low-level, hardware dependent stuff are done by U-Boot
c609719b 5207
2729af9d
WD
5208- the same Linux kernel image can now be used with different "initrd"
5209 images; of course this also means that different kernel images can
5210 be run with the same "initrd". This makes testing easier (you don't
5211 have to build a new "zImage.initrd" Linux image when you just
5212 change a file in your "initrd"). Also, a field-upgrade of the
5213 software is easier now.
c609719b 5214
c609719b 5215
2729af9d
WD
5216Linux HOWTO:
5217============
c609719b 5218
2729af9d
WD
5219Porting Linux to U-Boot based systems:
5220---------------------------------------
c609719b 5221
2729af9d
WD
5222U-Boot cannot save you from doing all the necessary modifications to
5223configure the Linux device drivers for use with your target hardware
5224(no, we don't intend to provide a full virtual machine interface to
5225Linux :-).
c609719b 5226
a47a12be 5227But now you can ignore ALL boot loader code (in arch/powerpc/mbxboot).
24ee89b9 5228
2729af9d
WD
5229Just make sure your machine specific header file (for instance
5230include/asm-ppc/tqm8xx.h) includes the same definition of the Board
1dc30693
MH
5231Information structure as we define in include/asm-<arch>/u-boot.h,
5232and make sure that your definition of IMAP_ADDR uses the same value
6d0f6bcf 5233as your U-Boot configuration in CONFIG_SYS_IMMR.
24ee89b9 5234
2eb31b13
SG
5235Note that U-Boot now has a driver model, a unified model for drivers.
5236If you are adding a new driver, plumb it into driver model. If there
5237is no uclass available, you are encouraged to create one. See
5238doc/driver-model.
5239
c609719b 5240
2729af9d
WD
5241Configuring the Linux kernel:
5242-----------------------------
c609719b 5243
2729af9d
WD
5244No specific requirements for U-Boot. Make sure you have some root
5245device (initial ramdisk, NFS) for your target system.
5246
5247
5248Building a Linux Image:
5249-----------------------
c609719b 5250
2729af9d
WD
5251With U-Boot, "normal" build targets like "zImage" or "bzImage" are
5252not used. If you use recent kernel source, a new build target
5253"uImage" will exist which automatically builds an image usable by
5254U-Boot. Most older kernels also have support for a "pImage" target,
5255which was introduced for our predecessor project PPCBoot and uses a
5256100% compatible format.
5257
5258Example:
5259
ab584d67 5260 make TQM850L_defconfig
2729af9d
WD
5261 make oldconfig
5262 make dep
5263 make uImage
5264
5265The "uImage" build target uses a special tool (in 'tools/mkimage') to
5266encapsulate a compressed Linux kernel image with header information,
5267CRC32 checksum etc. for use with U-Boot. This is what we are doing:
5268
5269* build a standard "vmlinux" kernel image (in ELF binary format):
5270
5271* convert the kernel into a raw binary image:
5272
5273 ${CROSS_COMPILE}-objcopy -O binary \
5274 -R .note -R .comment \
5275 -S vmlinux linux.bin
5276
5277* compress the binary image:
5278
5279 gzip -9 linux.bin
5280
5281* package compressed binary image for U-Boot:
5282
5283 mkimage -A ppc -O linux -T kernel -C gzip \
5284 -a 0 -e 0 -n "Linux Kernel Image" \
5285 -d linux.bin.gz uImage
c609719b 5286
c609719b 5287
2729af9d
WD
5288The "mkimage" tool can also be used to create ramdisk images for use
5289with U-Boot, either separated from the Linux kernel image, or
5290combined into one file. "mkimage" encapsulates the images with a 64
5291byte header containing information about target architecture,
5292operating system, image type, compression method, entry points, time
5293stamp, CRC32 checksums, etc.
5294
5295"mkimage" can be called in two ways: to verify existing images and
5296print the header information, or to build new images.
5297
5298In the first form (with "-l" option) mkimage lists the information
5299contained in the header of an existing U-Boot image; this includes
5300checksum verification:
c609719b 5301
2729af9d
WD
5302 tools/mkimage -l image
5303 -l ==> list image header information
5304
5305The second form (with "-d" option) is used to build a U-Boot image
5306from a "data file" which is used as image payload:
5307
5308 tools/mkimage -A arch -O os -T type -C comp -a addr -e ep \
5309 -n name -d data_file image
5310 -A ==> set architecture to 'arch'
5311 -O ==> set operating system to 'os'
5312 -T ==> set image type to 'type'
5313 -C ==> set compression type 'comp'
5314 -a ==> set load address to 'addr' (hex)
5315 -e ==> set entry point to 'ep' (hex)
5316 -n ==> set image name to 'name'
5317 -d ==> use image data from 'datafile'
5318
69459791
WD
5319Right now, all Linux kernels for PowerPC systems use the same load
5320address (0x00000000), but the entry point address depends on the
5321kernel version:
2729af9d
WD
5322
5323- 2.2.x kernels have the entry point at 0x0000000C,
5324- 2.3.x and later kernels have the entry point at 0x00000000.
5325
5326So a typical call to build a U-Boot image would read:
5327
5328 -> tools/mkimage -n '2.4.4 kernel for TQM850L' \
5329 > -A ppc -O linux -T kernel -C gzip -a 0 -e 0 \
a47a12be 5330 > -d /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux.gz \
2729af9d
WD
5331 > examples/uImage.TQM850L
5332 Image Name: 2.4.4 kernel for TQM850L
5333 Created: Wed Jul 19 02:34:59 2000
5334 Image Type: PowerPC Linux Kernel Image (gzip compressed)
5335 Data Size: 335725 Bytes = 327.86 kB = 0.32 MB
5336 Load Address: 0x00000000
5337 Entry Point: 0x00000000
5338
5339To verify the contents of the image (or check for corruption):
5340
5341 -> tools/mkimage -l examples/uImage.TQM850L
5342 Image Name: 2.4.4 kernel for TQM850L
5343 Created: Wed Jul 19 02:34:59 2000
5344 Image Type: PowerPC Linux Kernel Image (gzip compressed)
5345 Data Size: 335725 Bytes = 327.86 kB = 0.32 MB
5346 Load Address: 0x00000000
5347 Entry Point: 0x00000000
5348
5349NOTE: for embedded systems where boot time is critical you can trade
5350speed for memory and install an UNCOMPRESSED image instead: this
5351needs more space in Flash, but boots much faster since it does not
5352need to be uncompressed:
5353
a47a12be 5354 -> gunzip /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux.gz
2729af9d
WD
5355 -> tools/mkimage -n '2.4.4 kernel for TQM850L' \
5356 > -A ppc -O linux -T kernel -C none -a 0 -e 0 \
a47a12be 5357 > -d /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux \
2729af9d
WD
5358 > examples/uImage.TQM850L-uncompressed
5359 Image Name: 2.4.4 kernel for TQM850L
5360 Created: Wed Jul 19 02:34:59 2000
5361 Image Type: PowerPC Linux Kernel Image (uncompressed)
5362 Data Size: 792160 Bytes = 773.59 kB = 0.76 MB
5363 Load Address: 0x00000000
5364 Entry Point: 0x00000000
5365
5366
5367Similar you can build U-Boot images from a 'ramdisk.image.gz' file
5368when your kernel is intended to use an initial ramdisk:
5369
5370 -> tools/mkimage -n 'Simple Ramdisk Image' \
5371 > -A ppc -O linux -T ramdisk -C gzip \
5372 > -d /LinuxPPC/images/SIMPLE-ramdisk.image.gz examples/simple-initrd
5373 Image Name: Simple Ramdisk Image
5374 Created: Wed Jan 12 14:01:50 2000
5375 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
5376 Data Size: 566530 Bytes = 553.25 kB = 0.54 MB
5377 Load Address: 0x00000000
5378 Entry Point: 0x00000000
5379
a804b5ce
GMF
5380The "dumpimage" is a tool to disassemble images built by mkimage. Its "-i"
5381option performs the converse operation of the mkimage's second form (the "-d"
5382option). Given an image built by mkimage, the dumpimage extracts a "data file"
5383from the image:
5384
f41f5b7c
GMF
5385 tools/dumpimage -i image -T type -p position data_file
5386 -i ==> extract from the 'image' a specific 'data_file'
5387 -T ==> set image type to 'type'
5388 -p ==> 'position' (starting at 0) of the 'data_file' inside the 'image'
a804b5ce 5389
2729af9d
WD
5390
5391Installing a Linux Image:
5392-------------------------
5393
5394To downloading a U-Boot image over the serial (console) interface,
5395you must convert the image to S-Record format:
5396
5397 objcopy -I binary -O srec examples/image examples/image.srec
5398
5399The 'objcopy' does not understand the information in the U-Boot
5400image header, so the resulting S-Record file will be relative to
5401address 0x00000000. To load it to a given address, you need to
5402specify the target address as 'offset' parameter with the 'loads'
5403command.
5404
5405Example: install the image to address 0x40100000 (which on the
5406TQM8xxL is in the first Flash bank):
5407
5408 => erase 40100000 401FFFFF
5409
5410 .......... done
5411 Erased 8 sectors
5412
5413 => loads 40100000
5414 ## Ready for S-Record download ...
5415 ~>examples/image.srec
5416 1 2 3 4 5 6 7 8 9 10 11 12 13 ...
5417 ...
5418 15989 15990 15991 15992
5419 [file transfer complete]
5420 [connected]
5421 ## Start Addr = 0x00000000
5422
5423
5424You can check the success of the download using the 'iminfo' command;
218ca724 5425this includes a checksum verification so you can be sure no data
2729af9d
WD
5426corruption happened:
5427
5428 => imi 40100000
5429
5430 ## Checking Image at 40100000 ...
5431 Image Name: 2.2.13 for initrd on TQM850L
5432 Image Type: PowerPC Linux Kernel Image (gzip compressed)
5433 Data Size: 335725 Bytes = 327 kB = 0 MB
5434 Load Address: 00000000
5435 Entry Point: 0000000c
5436 Verifying Checksum ... OK
5437
5438
5439Boot Linux:
5440-----------
5441
5442The "bootm" command is used to boot an application that is stored in
5443memory (RAM or Flash). In case of a Linux kernel image, the contents
5444of the "bootargs" environment variable is passed to the kernel as
5445parameters. You can check and modify this variable using the
5446"printenv" and "setenv" commands:
5447
5448
5449 => printenv bootargs
5450 bootargs=root=/dev/ram
5451
5452 => setenv bootargs root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
5453
5454 => printenv bootargs
5455 bootargs=root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
5456
5457 => bootm 40020000
5458 ## Booting Linux kernel at 40020000 ...
5459 Image Name: 2.2.13 for NFS on TQM850L
5460 Image Type: PowerPC Linux Kernel Image (gzip compressed)
5461 Data Size: 381681 Bytes = 372 kB = 0 MB
5462 Load Address: 00000000
5463 Entry Point: 0000000c
5464 Verifying Checksum ... OK
5465 Uncompressing Kernel Image ... OK
5466 Linux version 2.2.13 (wd@denx.local.net) (gcc version 2.95.2 19991024 (release)) #1 Wed Jul 19 02:35:17 MEST 2000
5467 Boot arguments: root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
5468 time_init: decrementer frequency = 187500000/60
5469 Calibrating delay loop... 49.77 BogoMIPS
5470 Memory: 15208k available (700k kernel code, 444k data, 32k init) [c0000000,c1000000]
5471 ...
5472
11ccc33f 5473If you want to boot a Linux kernel with initial RAM disk, you pass
2729af9d
WD
5474the memory addresses of both the kernel and the initrd image (PPBCOOT
5475format!) to the "bootm" command:
5476
5477 => imi 40100000 40200000
5478
5479 ## Checking Image at 40100000 ...
5480 Image Name: 2.2.13 for initrd on TQM850L
5481 Image Type: PowerPC Linux Kernel Image (gzip compressed)
5482 Data Size: 335725 Bytes = 327 kB = 0 MB
5483 Load Address: 00000000
5484 Entry Point: 0000000c
5485 Verifying Checksum ... OK
5486
5487 ## Checking Image at 40200000 ...
5488 Image Name: Simple Ramdisk Image
5489 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
5490 Data Size: 566530 Bytes = 553 kB = 0 MB
5491 Load Address: 00000000
5492 Entry Point: 00000000
5493 Verifying Checksum ... OK
5494
5495 => bootm 40100000 40200000
5496 ## Booting Linux kernel at 40100000 ...
5497 Image Name: 2.2.13 for initrd on TQM850L
5498 Image Type: PowerPC Linux Kernel Image (gzip compressed)
5499 Data Size: 335725 Bytes = 327 kB = 0 MB
5500 Load Address: 00000000
5501 Entry Point: 0000000c
5502 Verifying Checksum ... OK
5503 Uncompressing Kernel Image ... OK
5504 ## Loading RAMDisk Image at 40200000 ...
5505 Image Name: Simple Ramdisk Image
5506 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
5507 Data Size: 566530 Bytes = 553 kB = 0 MB
5508 Load Address: 00000000
5509 Entry Point: 00000000
5510 Verifying Checksum ... OK
5511 Loading Ramdisk ... OK
5512 Linux version 2.2.13 (wd@denx.local.net) (gcc version 2.95.2 19991024 (release)) #1 Wed Jul 19 02:32:08 MEST 2000
5513 Boot arguments: root=/dev/ram
5514 time_init: decrementer frequency = 187500000/60
5515 Calibrating delay loop... 49.77 BogoMIPS
5516 ...
5517 RAMDISK: Compressed image found at block 0
5518 VFS: Mounted root (ext2 filesystem).
5519
5520 bash#
5521
0267768e
MM
5522Boot Linux and pass a flat device tree:
5523-----------
5524
5525First, U-Boot must be compiled with the appropriate defines. See the section
5526titled "Linux Kernel Interface" above for a more in depth explanation. The
5527following is an example of how to start a kernel and pass an updated
5528flat device tree:
5529
5530=> print oftaddr
5531oftaddr=0x300000
5532=> print oft
5533oft=oftrees/mpc8540ads.dtb
5534=> tftp $oftaddr $oft
5535Speed: 1000, full duplex
5536Using TSEC0 device
5537TFTP from server 192.168.1.1; our IP address is 192.168.1.101
5538Filename 'oftrees/mpc8540ads.dtb'.
5539Load address: 0x300000
5540Loading: #
5541done
5542Bytes transferred = 4106 (100a hex)
5543=> tftp $loadaddr $bootfile
5544Speed: 1000, full duplex
5545Using TSEC0 device
5546TFTP from server 192.168.1.1; our IP address is 192.168.1.2
5547Filename 'uImage'.
5548Load address: 0x200000
5549Loading:############
5550done
5551Bytes transferred = 1029407 (fb51f hex)
5552=> print loadaddr
5553loadaddr=200000
5554=> print oftaddr
5555oftaddr=0x300000
5556=> bootm $loadaddr - $oftaddr
5557## Booting image at 00200000 ...
a9398e01
WD
5558 Image Name: Linux-2.6.17-dirty
5559 Image Type: PowerPC Linux Kernel Image (gzip compressed)
5560 Data Size: 1029343 Bytes = 1005.2 kB
0267768e 5561 Load Address: 00000000
a9398e01 5562 Entry Point: 00000000
0267768e
MM
5563 Verifying Checksum ... OK
5564 Uncompressing Kernel Image ... OK
5565Booting using flat device tree at 0x300000
5566Using MPC85xx ADS machine description
5567Memory CAM mapping: CAM0=256Mb, CAM1=256Mb, CAM2=0Mb residual: 0Mb
5568[snip]
5569
5570
2729af9d
WD
5571More About U-Boot Image Types:
5572------------------------------
5573
5574U-Boot supports the following image types:
5575
5576 "Standalone Programs" are directly runnable in the environment
5577 provided by U-Boot; it is expected that (if they behave
5578 well) you can continue to work in U-Boot after return from
5579 the Standalone Program.
5580 "OS Kernel Images" are usually images of some Embedded OS which
5581 will take over control completely. Usually these programs
5582 will install their own set of exception handlers, device
5583 drivers, set up the MMU, etc. - this means, that you cannot
5584 expect to re-enter U-Boot except by resetting the CPU.
5585 "RAMDisk Images" are more or less just data blocks, and their
5586 parameters (address, size) are passed to an OS kernel that is
5587 being started.
5588 "Multi-File Images" contain several images, typically an OS
5589 (Linux) kernel image and one or more data images like
5590 RAMDisks. This construct is useful for instance when you want
5591 to boot over the network using BOOTP etc., where the boot
5592 server provides just a single image file, but you want to get
5593 for instance an OS kernel and a RAMDisk image.
5594
5595 "Multi-File Images" start with a list of image sizes, each
5596 image size (in bytes) specified by an "uint32_t" in network
5597 byte order. This list is terminated by an "(uint32_t)0".
5598 Immediately after the terminating 0 follow the images, one by
5599 one, all aligned on "uint32_t" boundaries (size rounded up to
5600 a multiple of 4 bytes).
5601
5602 "Firmware Images" are binary images containing firmware (like
5603 U-Boot or FPGA images) which usually will be programmed to
5604 flash memory.
5605
5606 "Script files" are command sequences that will be executed by
5607 U-Boot's command interpreter; this feature is especially
5608 useful when you configure U-Boot to use a real shell (hush)
5609 as command interpreter.
5610
44f074c7
MV
5611Booting the Linux zImage:
5612-------------------------
5613
5614On some platforms, it's possible to boot Linux zImage. This is done
5615using the "bootz" command. The syntax of "bootz" command is the same
5616as the syntax of "bootm" command.
5617
8ac28563 5618Note, defining the CONFIG_SUPPORT_RAW_INITRD allows user to supply
017e1f3f
MV
5619kernel with raw initrd images. The syntax is slightly different, the
5620address of the initrd must be augmented by it's size, in the following
5621format: "<initrd addres>:<initrd size>".
5622
2729af9d
WD
5623
5624Standalone HOWTO:
5625=================
5626
5627One of the features of U-Boot is that you can dynamically load and
5628run "standalone" applications, which can use some resources of
5629U-Boot like console I/O functions or interrupt services.
5630
5631Two simple examples are included with the sources:
5632
5633"Hello World" Demo:
5634-------------------
5635
5636'examples/hello_world.c' contains a small "Hello World" Demo
5637application; it is automatically compiled when you build U-Boot.
5638It's configured to run at address 0x00040004, so you can play with it
5639like that:
5640
5641 => loads
5642 ## Ready for S-Record download ...
5643 ~>examples/hello_world.srec
5644 1 2 3 4 5 6 7 8 9 10 11 ...
5645 [file transfer complete]
5646 [connected]
5647 ## Start Addr = 0x00040004
5648
5649 => go 40004 Hello World! This is a test.
5650 ## Starting application at 0x00040004 ...
5651 Hello World
5652 argc = 7
5653 argv[0] = "40004"
5654 argv[1] = "Hello"
5655 argv[2] = "World!"
5656 argv[3] = "This"
5657 argv[4] = "is"
5658 argv[5] = "a"
5659 argv[6] = "test."
5660 argv[7] = "<NULL>"
5661 Hit any key to exit ...
5662
5663 ## Application terminated, rc = 0x0
5664
5665Another example, which demonstrates how to register a CPM interrupt
5666handler with the U-Boot code, can be found in 'examples/timer.c'.
5667Here, a CPM timer is set up to generate an interrupt every second.
5668The interrupt service routine is trivial, just printing a '.'
5669character, but this is just a demo program. The application can be
5670controlled by the following keys:
5671
5672 ? - print current values og the CPM Timer registers
5673 b - enable interrupts and start timer
5674 e - stop timer and disable interrupts
5675 q - quit application
5676
5677 => loads
5678 ## Ready for S-Record download ...
5679 ~>examples/timer.srec
5680 1 2 3 4 5 6 7 8 9 10 11 ...
5681 [file transfer complete]
5682 [connected]
5683 ## Start Addr = 0x00040004
5684
5685 => go 40004
5686 ## Starting application at 0x00040004 ...
5687 TIMERS=0xfff00980
5688 Using timer 1
5689 tgcr @ 0xfff00980, tmr @ 0xfff00990, trr @ 0xfff00994, tcr @ 0xfff00998, tcn @ 0xfff0099c, ter @ 0xfff009b0
5690
5691Hit 'b':
5692 [q, b, e, ?] Set interval 1000000 us
5693 Enabling timer
5694Hit '?':
5695 [q, b, e, ?] ........
5696 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0xef6, ter=0x0
5697Hit '?':
5698 [q, b, e, ?] .
5699 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x2ad4, ter=0x0
5700Hit '?':
5701 [q, b, e, ?] .
5702 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x1efc, ter=0x0
5703Hit '?':
5704 [q, b, e, ?] .
5705 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x169d, ter=0x0
5706Hit 'e':
5707 [q, b, e, ?] ...Stopping timer
5708Hit 'q':
5709 [q, b, e, ?] ## Application terminated, rc = 0x0
5710
5711
5712Minicom warning:
5713================
5714
5715Over time, many people have reported problems when trying to use the
5716"minicom" terminal emulation program for serial download. I (wd)
5717consider minicom to be broken, and recommend not to use it. Under
5718Unix, I recommend to use C-Kermit for general purpose use (and
5719especially for kermit binary protocol download ("loadb" command), and
e53515a2
KP
5720use "cu" for S-Record download ("loads" command). See
5721http://www.denx.de/wiki/view/DULG/SystemSetup#Section_4.3.
5722for help with kermit.
5723
2729af9d
WD
5724
5725Nevertheless, if you absolutely want to use it try adding this
5726configuration to your "File transfer protocols" section:
5727
5728 Name Program Name U/D FullScr IO-Red. Multi
5729 X kermit /usr/bin/kermit -i -l %l -s Y U Y N N
5730 Y kermit /usr/bin/kermit -i -l %l -r N D Y N N
5731
5732
5733NetBSD Notes:
5734=============
5735
5736Starting at version 0.9.2, U-Boot supports NetBSD both as host
5737(build U-Boot) and target system (boots NetBSD/mpc8xx).
5738
5739Building requires a cross environment; it is known to work on
5740NetBSD/i386 with the cross-powerpc-netbsd-1.3 package (you will also
5741need gmake since the Makefiles are not compatible with BSD make).
5742Note that the cross-powerpc package does not install include files;
5743attempting to build U-Boot will fail because <machine/ansi.h> is
5744missing. This file has to be installed and patched manually:
5745
5746 # cd /usr/pkg/cross/powerpc-netbsd/include
5747 # mkdir powerpc
5748 # ln -s powerpc machine
5749 # cp /usr/src/sys/arch/powerpc/include/ansi.h powerpc/ansi.h
5750 # ${EDIT} powerpc/ansi.h ## must remove __va_list, _BSD_VA_LIST
5751
5752Native builds *don't* work due to incompatibilities between native
5753and U-Boot include files.
5754
5755Booting assumes that (the first part of) the image booted is a
5756stage-2 loader which in turn loads and then invokes the kernel
5757proper. Loader sources will eventually appear in the NetBSD source
5758tree (probably in sys/arc/mpc8xx/stand/u-boot_stage2/); in the
2a8af187 5759meantime, see ftp://ftp.denx.de/pub/u-boot/ppcboot_stage2.tar.gz
2729af9d
WD
5760
5761
5762Implementation Internals:
5763=========================
5764
5765The following is not intended to be a complete description of every
5766implementation detail. However, it should help to understand the
5767inner workings of U-Boot and make it easier to port it to custom
5768hardware.
5769
5770
5771Initial Stack, Global Data:
5772---------------------------
5773
5774The implementation of U-Boot is complicated by the fact that U-Boot
5775starts running out of ROM (flash memory), usually without access to
5776system RAM (because the memory controller is not initialized yet).
5777This means that we don't have writable Data or BSS segments, and BSS
5778is not initialized as zero. To be able to get a C environment working
5779at all, we have to allocate at least a minimal stack. Implementation
5780options for this are defined and restricted by the CPU used: Some CPU
5781models provide on-chip memory (like the IMMR area on MPC8xx and
5782MPC826x processors), on others (parts of) the data cache can be
5783locked as (mis-) used as memory, etc.
5784
218ca724 5785 Chris Hallinan posted a good summary of these issues to the
0668236b 5786 U-Boot mailing list:
2729af9d
WD
5787
5788 Subject: RE: [U-Boot-Users] RE: More On Memory Bank x (nothingness)?
5789 From: "Chris Hallinan" <clh@net1plus.com>
5790 Date: Mon, 10 Feb 2003 16:43:46 -0500 (22:43 MET)
5791 ...
5792
5793 Correct me if I'm wrong, folks, but the way I understand it
5794 is this: Using DCACHE as initial RAM for Stack, etc, does not
5795 require any physical RAM backing up the cache. The cleverness
5796 is that the cache is being used as a temporary supply of
5797 necessary storage before the SDRAM controller is setup. It's
11ccc33f 5798 beyond the scope of this list to explain the details, but you
2729af9d
WD
5799 can see how this works by studying the cache architecture and
5800 operation in the architecture and processor-specific manuals.
5801
5802 OCM is On Chip Memory, which I believe the 405GP has 4K. It
5803 is another option for the system designer to use as an
11ccc33f 5804 initial stack/RAM area prior to SDRAM being available. Either
2729af9d
WD
5805 option should work for you. Using CS 4 should be fine if your
5806 board designers haven't used it for something that would
5807 cause you grief during the initial boot! It is frequently not
5808 used.
5809
6d0f6bcf 5810 CONFIG_SYS_INIT_RAM_ADDR should be somewhere that won't interfere
2729af9d
WD
5811 with your processor/board/system design. The default value
5812 you will find in any recent u-boot distribution in
8a316c9b 5813 walnut.h should work for you. I'd set it to a value larger
2729af9d
WD
5814 than your SDRAM module. If you have a 64MB SDRAM module, set
5815 it above 400_0000. Just make sure your board has no resources
5816 that are supposed to respond to that address! That code in
5817 start.S has been around a while and should work as is when
5818 you get the config right.
5819
5820 -Chris Hallinan
5821 DS4.COM, Inc.
5822
5823It is essential to remember this, since it has some impact on the C
5824code for the initialization procedures:
5825
5826* Initialized global data (data segment) is read-only. Do not attempt
5827 to write it.
5828
b445bbb4 5829* Do not use any uninitialized global data (or implicitly initialized
2729af9d
WD
5830 as zero data - BSS segment) at all - this is undefined, initiali-
5831 zation is performed later (when relocating to RAM).
5832
5833* Stack space is very limited. Avoid big data buffers or things like
5834 that.
5835
5836Having only the stack as writable memory limits means we cannot use
b445bbb4 5837normal global data to share information between the code. But it
2729af9d
WD
5838turned out that the implementation of U-Boot can be greatly
5839simplified by making a global data structure (gd_t) available to all
5840functions. We could pass a pointer to this data as argument to _all_
5841functions, but this would bloat the code. Instead we use a feature of
5842the GCC compiler (Global Register Variables) to share the data: we
5843place a pointer (gd) to the global data into a register which we
5844reserve for this purpose.
5845
5846When choosing a register for such a purpose we are restricted by the
5847relevant (E)ABI specifications for the current architecture, and by
5848GCC's implementation.
5849
5850For PowerPC, the following registers have specific use:
5851 R1: stack pointer
e7670f6c 5852 R2: reserved for system use
2729af9d
WD
5853 R3-R4: parameter passing and return values
5854 R5-R10: parameter passing
5855 R13: small data area pointer
5856 R30: GOT pointer
5857 R31: frame pointer
5858
e6bee808
JT
5859 (U-Boot also uses R12 as internal GOT pointer. r12
5860 is a volatile register so r12 needs to be reset when
5861 going back and forth between asm and C)
2729af9d 5862
e7670f6c 5863 ==> U-Boot will use R2 to hold a pointer to the global data
2729af9d
WD
5864
5865 Note: on PPC, we could use a static initializer (since the
5866 address of the global data structure is known at compile time),
5867 but it turned out that reserving a register results in somewhat
5868 smaller code - although the code savings are not that big (on
5869 average for all boards 752 bytes for the whole U-Boot image,
5870 624 text + 127 data).
5871
5872On ARM, the following registers are used:
5873
5874 R0: function argument word/integer result
5875 R1-R3: function argument word
12eba1b4
JH
5876 R9: platform specific
5877 R10: stack limit (used only if stack checking is enabled)
2729af9d
WD
5878 R11: argument (frame) pointer
5879 R12: temporary workspace
5880 R13: stack pointer
5881 R14: link register
5882 R15: program counter
5883
12eba1b4
JH
5884 ==> U-Boot will use R9 to hold a pointer to the global data
5885
5886 Note: on ARM, only R_ARM_RELATIVE relocations are supported.
2729af9d 5887
0df01fd3
TC
5888On Nios II, the ABI is documented here:
5889 http://www.altera.com/literature/hb/nios2/n2cpu_nii51016.pdf
5890
5891 ==> U-Boot will use gp to hold a pointer to the global data
5892
5893 Note: on Nios II, we give "-G0" option to gcc and don't use gp
5894 to access small data sections, so gp is free.
5895
afc1ce82
ML
5896On NDS32, the following registers are used:
5897
5898 R0-R1: argument/return
5899 R2-R5: argument
5900 R15: temporary register for assembler
5901 R16: trampoline register
5902 R28: frame pointer (FP)
5903 R29: global pointer (GP)
5904 R30: link register (LP)
5905 R31: stack pointer (SP)
5906 PC: program counter (PC)
5907
5908 ==> U-Boot will use R10 to hold a pointer to the global data
5909
d87080b7
WD
5910NOTE: DECLARE_GLOBAL_DATA_PTR must be used with file-global scope,
5911or current versions of GCC may "optimize" the code too much.
2729af9d
WD
5912
5913Memory Management:
5914------------------
5915
5916U-Boot runs in system state and uses physical addresses, i.e. the
5917MMU is not used either for address mapping nor for memory protection.
5918
5919The available memory is mapped to fixed addresses using the memory
5920controller. In this process, a contiguous block is formed for each
5921memory type (Flash, SDRAM, SRAM), even when it consists of several
5922physical memory banks.
5923
5924U-Boot is installed in the first 128 kB of the first Flash bank (on
5925TQM8xxL modules this is the range 0x40000000 ... 0x4001FFFF). After
5926booting and sizing and initializing DRAM, the code relocates itself
5927to the upper end of DRAM. Immediately below the U-Boot code some
6d0f6bcf 5928memory is reserved for use by malloc() [see CONFIG_SYS_MALLOC_LEN
2729af9d
WD
5929configuration setting]. Below that, a structure with global Board
5930Info data is placed, followed by the stack (growing downward).
5931
5932Additionally, some exception handler code is copied to the low 8 kB
5933of DRAM (0x00000000 ... 0x00001FFF).
5934
5935So a typical memory configuration with 16 MB of DRAM could look like
5936this:
5937
5938 0x0000 0000 Exception Vector code
5939 :
5940 0x0000 1FFF
5941 0x0000 2000 Free for Application Use
5942 :
5943 :
5944
5945 :
5946 :
5947 0x00FB FF20 Monitor Stack (Growing downward)
5948 0x00FB FFAC Board Info Data and permanent copy of global data
5949 0x00FC 0000 Malloc Arena
5950 :
5951 0x00FD FFFF
5952 0x00FE 0000 RAM Copy of Monitor Code
5953 ... eventually: LCD or video framebuffer
5954 ... eventually: pRAM (Protected RAM - unchanged by reset)
5955 0x00FF FFFF [End of RAM]
5956
5957
5958System Initialization:
5959----------------------
c609719b 5960
2729af9d 5961In the reset configuration, U-Boot starts at the reset entry point
11ccc33f 5962(on most PowerPC systems at address 0x00000100). Because of the reset
b445bbb4 5963configuration for CS0# this is a mirror of the on board Flash memory.
2729af9d
WD
5964To be able to re-map memory U-Boot then jumps to its link address.
5965To be able to implement the initialization code in C, a (small!)
5966initial stack is set up in the internal Dual Ported RAM (in case CPUs
5967which provide such a feature like MPC8xx or MPC8260), or in a locked
5968part of the data cache. After that, U-Boot initializes the CPU core,
5969the caches and the SIU.
5970
5971Next, all (potentially) available memory banks are mapped using a
5972preliminary mapping. For example, we put them on 512 MB boundaries
5973(multiples of 0x20000000: SDRAM on 0x00000000 and 0x20000000, Flash
5974on 0x40000000 and 0x60000000, SRAM on 0x80000000). Then UPM A is
5975programmed for SDRAM access. Using the temporary configuration, a
5976simple memory test is run that determines the size of the SDRAM
5977banks.
5978
5979When there is more than one SDRAM bank, and the banks are of
5980different size, the largest is mapped first. For equal size, the first
5981bank (CS2#) is mapped first. The first mapping is always for address
59820x00000000, with any additional banks following immediately to create
5983contiguous memory starting from 0.
5984
5985Then, the monitor installs itself at the upper end of the SDRAM area
5986and allocates memory for use by malloc() and for the global Board
5987Info data; also, the exception vector code is copied to the low RAM
5988pages, and the final stack is set up.
5989
5990Only after this relocation will you have a "normal" C environment;
5991until that you are restricted in several ways, mostly because you are
5992running from ROM, and because the code will have to be relocated to a
5993new address in RAM.
5994
5995
5996U-Boot Porting Guide:
5997----------------------
c609719b 5998
2729af9d
WD
5999[Based on messages by Jerry Van Baren in the U-Boot-Users mailing
6000list, October 2002]
c609719b
WD
6001
6002
6c3fef28 6003int main(int argc, char *argv[])
2729af9d
WD
6004{
6005 sighandler_t no_more_time;
c609719b 6006
6c3fef28
JVB
6007 signal(SIGALRM, no_more_time);
6008 alarm(PROJECT_DEADLINE - toSec (3 * WEEK));
c609719b 6009
2729af9d 6010 if (available_money > available_manpower) {
6c3fef28 6011 Pay consultant to port U-Boot;
c609719b
WD
6012 return 0;
6013 }
6014
2729af9d
WD
6015 Download latest U-Boot source;
6016
0668236b 6017 Subscribe to u-boot mailing list;
2729af9d 6018
6c3fef28
JVB
6019 if (clueless)
6020 email("Hi, I am new to U-Boot, how do I get started?");
2729af9d
WD
6021
6022 while (learning) {
6023 Read the README file in the top level directory;
6c3fef28
JVB
6024 Read http://www.denx.de/twiki/bin/view/DULG/Manual;
6025 Read applicable doc/*.README;
2729af9d 6026 Read the source, Luke;
6c3fef28 6027 /* find . -name "*.[chS]" | xargs grep -i <keyword> */
2729af9d
WD
6028 }
6029
6c3fef28
JVB
6030 if (available_money > toLocalCurrency ($2500))
6031 Buy a BDI3000;
6032 else
2729af9d 6033 Add a lot of aggravation and time;
2729af9d 6034
6c3fef28
JVB
6035 if (a similar board exists) { /* hopefully... */
6036 cp -a board/<similar> board/<myboard>
6037 cp include/configs/<similar>.h include/configs/<myboard>.h
6038 } else {
6039 Create your own board support subdirectory;
6040 Create your own board include/configs/<myboard>.h file;
6041 }
6042 Edit new board/<myboard> files
6043 Edit new include/configs/<myboard>.h
6044
6045 while (!accepted) {
6046 while (!running) {
6047 do {
6048 Add / modify source code;
6049 } until (compiles);
6050 Debug;
6051 if (clueless)
6052 email("Hi, I am having problems...");
6053 }
6054 Send patch file to the U-Boot email list;
6055 if (reasonable critiques)
6056 Incorporate improvements from email list code review;
6057 else
6058 Defend code as written;
2729af9d 6059 }
2729af9d
WD
6060
6061 return 0;
6062}
6063
6064void no_more_time (int sig)
6065{
6066 hire_a_guru();
6067}
6068
c609719b 6069
2729af9d
WD
6070Coding Standards:
6071-----------------
c609719b 6072
2729af9d 6073All contributions to U-Boot should conform to the Linux kernel
2c051651 6074coding style; see the file "Documentation/CodingStyle" and the script
7ca9296e 6075"scripts/Lindent" in your Linux kernel source directory.
2c051651
DZ
6076
6077Source files originating from a different project (for example the
6078MTD subsystem) are generally exempt from these guidelines and are not
b445bbb4 6079reformatted to ease subsequent migration to newer versions of those
2c051651
DZ
6080sources.
6081
6082Please note that U-Boot is implemented in C (and to some small parts in
6083Assembler); no C++ is used, so please do not use C++ style comments (//)
6084in your code.
c609719b 6085
2729af9d
WD
6086Please also stick to the following formatting rules:
6087- remove any trailing white space
7ca9296e 6088- use TAB characters for indentation and vertical alignment, not spaces
2729af9d 6089- make sure NOT to use DOS '\r\n' line feeds
7ca9296e 6090- do not add more than 2 consecutive empty lines to source files
2729af9d 6091- do not add trailing empty lines to source files
180d3f74 6092
2729af9d
WD
6093Submissions which do not conform to the standards may be returned
6094with a request to reformat the changes.
c609719b
WD
6095
6096
2729af9d
WD
6097Submitting Patches:
6098-------------------
c609719b 6099
2729af9d
WD
6100Since the number of patches for U-Boot is growing, we need to
6101establish some rules. Submissions which do not conform to these rules
6102may be rejected, even when they contain important and valuable stuff.
c609719b 6103
0d28f34b 6104Please see http://www.denx.de/wiki/U-Boot/Patches for details.
218ca724 6105
0668236b
WD
6106Patches shall be sent to the u-boot mailing list <u-boot@lists.denx.de>;
6107see http://lists.denx.de/mailman/listinfo/u-boot
6108
2729af9d
WD
6109When you send a patch, please include the following information with
6110it:
c609719b 6111
2729af9d
WD
6112* For bug fixes: a description of the bug and how your patch fixes
6113 this bug. Please try to include a way of demonstrating that the
6114 patch actually fixes something.
c609719b 6115
2729af9d
WD
6116* For new features: a description of the feature and your
6117 implementation.
c609719b 6118
2729af9d 6119* A CHANGELOG entry as plaintext (separate from the patch)
c609719b 6120
7207b366
RD
6121* For major contributions, add a MAINTAINERS file with your
6122 information and associated file and directory references.
c609719b 6123
27af930e
AA
6124* When you add support for a new board, don't forget to add a
6125 maintainer e-mail address to the boards.cfg file, too.
c609719b 6126
2729af9d
WD
6127* If your patch adds new configuration options, don't forget to
6128 document these in the README file.
c609719b 6129
218ca724
WD
6130* The patch itself. If you are using git (which is *strongly*
6131 recommended) you can easily generate the patch using the
7ca9296e 6132 "git format-patch". If you then use "git send-email" to send it to
218ca724
WD
6133 the U-Boot mailing list, you will avoid most of the common problems
6134 with some other mail clients.
6135
6136 If you cannot use git, use "diff -purN OLD NEW". If your version of
6137 diff does not support these options, then get the latest version of
6138 GNU diff.
c609719b 6139
218ca724
WD
6140 The current directory when running this command shall be the parent
6141 directory of the U-Boot source tree (i. e. please make sure that
6142 your patch includes sufficient directory information for the
6143 affected files).
6dff5529 6144
218ca724
WD
6145 We prefer patches as plain text. MIME attachments are discouraged,
6146 and compressed attachments must not be used.
c609719b 6147
2729af9d
WD
6148* If one logical set of modifications affects or creates several
6149 files, all these changes shall be submitted in a SINGLE patch file.
52f52c14 6150
2729af9d
WD
6151* Changesets that contain different, unrelated modifications shall be
6152 submitted as SEPARATE patches, one patch per changeset.
8bde7f77 6153
52f52c14 6154
2729af9d 6155Notes:
c609719b 6156
6de80f21 6157* Before sending the patch, run the buildman script on your patched
2729af9d
WD
6158 source tree and make sure that no errors or warnings are reported
6159 for any of the boards.
c609719b 6160
2729af9d
WD
6161* Keep your modifications to the necessary minimum: A patch
6162 containing several unrelated changes or arbitrary reformats will be
6163 returned with a request to re-formatting / split it.
c609719b 6164
2729af9d
WD
6165* If you modify existing code, make sure that your new code does not
6166 add to the memory footprint of the code ;-) Small is beautiful!
6167 When adding new features, these should compile conditionally only
6168 (using #ifdef), and the resulting code with the new feature
6169 disabled must not need more memory than the old code without your
6170 modification.
90dc6704 6171
0668236b
WD
6172* Remember that there is a size limit of 100 kB per message on the
6173 u-boot mailing list. Bigger patches will be moderated. If they are
6174 reasonable and not too big, they will be acknowledged. But patches
6175 bigger than the size limit should be avoided.